RTSX-SU
High-reliability, Radiation-tolerant Antifuse-based FPGAs
Overview
RTSX-SU RadTolerant FPGAs specifically designed for enhanced radiation performance are enhanced versions of Microsemi's commercial SX-A family of devices. Featuring SEU-hardened D-type flip-flops that offer the benefits of Triple Module Redundancy (TMR) without the associated overhead, the RTSX-SU family is a unique product offering for space applications. Manufactured using 0.25 µm technology at the United Microelectronics Corporation (UMC) facility in Taiwan, RTSX-SU offers levels of radiation survivability far in excess of typical CMOS devices.
Microsemi's RTSX-SU architecture, derived from the highly successful SX-A sea-of-modules architecture, has been designed to improve upset and total-dose performance in radiation environments with several enhancements, such as SEU-hardened flip-flops, wider clock lines, and stronger clock drivers. Designed in a sea-of-modules architecture, the entire floor of the FPGA is covered with a grid of logic modules with virtually no chip area lost to interconnect elements or routing.
Key Features
- 230 MHz system performance (310 MHz internal)
- Very low power consumption (Up to 68 mW at Standby)
- 3.3 V and 5.0 V mixed voltage
- Configurable I/O support for 3.3 V/5 V PCI, LVTTL, TTL, and CMOS
- 5 V input tolerance and 5 V drive strength
- Secure programming technology prevents reverse engineering and design theft
- 100% circuit resource utilization with 100% pin locking
- Unique in-system diagnostic and verification capability with Silicon Explorer II
- Low-Cost prototyping option deterministic, user-controllable timing
- JTAG boundary scan testing in compliance with IEEE Standard 1149.1 - dedicated JTAG Reset (TRST) Pin
- Highly reliable, nonvolatile antifuse technology
- 32,000 to 72,000 ASIC gates (48,000 to 108,000 system gates)
- Up to 360 user-programmable I/Os
- Hermetically-sealed packages for space applications (CQFP, CCGA/LGA, CCLG)
Radiation Performance
- SEU-Hardened registers eliminate the need to implement TMR
- Immune to Single-Event Upsets (SEU) to LETTH > 40 MeV-cm2/mg
- SEU Rate < E10-œ10 upset/bit-day in worst-case geosynchronous orbit
- Up to 100 krad (Si) Total Ionizing Dose (TID) - parametric performance supported with lot-specific test data
- Single-Event Latch-Up (SEL) immunity
Product Tables
Product Family
| Devices | RTSX32SU | RTSX72SU |
|---|---|---|
| Capacity | ||
| Typical Gates | 32,000 | 72,000 |
| System Gates | 48,000 | 108,000 |
| Logic Modules | 2,880 | 6,036 |
| Combinatorial Cells | 1,800 | 4,024 |
| SEU-Hardened Register Cells (Dedicated Flip-Flops) | 1,080 | 2,012 |
| Maximum Flip-Flops | 1,980 | 4,024 |
| Maximum User I/Os | 227 | 360 |
| Clocks | 3 | 3 |
| Quadrant Clocks | 0 | 4 |
| Speed Grades | Std., -1 | Std., -1 |
| Temperature Grades | B, E, M | B, E |
| Package (by pin count) | ||
| CQFP | 84, 208, 256 | 208, 256 |
| CCGA | 624 | |
| CCLG | 256 | |
Documents
Datasheets Application Notes Product Information Brochures (PIB) Guides White Papers Technical Papers FAQ Power Calculator TID Reports Radiation Reports | HiRel SX-A Family FPGAs Datasheet v2.0 (includes Military Temperature Hermetic and MIL-STD-883 Class B Devices) |
 |
437 KB | 11/2006 |
| RTSX-S RadTolerant FPGAs for Space Applications v2.2 | |
659 KB | 11/2004 |
| RTSX-SU RadTolerant FPGAs (UMC) | |
4 MB | 3/2012 |
| CC256 Pin Name List | 73 KB | 7/2014 |
| CG624 Pin Name List | 74 KB | 7/2014 |
| CQ84 Pin Name List | 70 KB | 7/2014 |
| CQ208 Pin Name List | 62 KB | 7/2014 |
| CQ256 Pin Name List | 63 KB | 7/2014 |
Product Notifications
Please refer to our Product Notifications page for all Customer Notifications, Product Change Notifications, and Product Discontinuation Notifications.
Packaging Data
| Package Mechanical Drawings |
|
11 MB | 5/2015 |
| Package Thermal Characteristics and Weights | |
388 KB | 11/2012 |
| Hermetic Package Mechanical Configuration | |
24 KB | 11/2003 |
| Radiation-Tolerant FPGAs Catalog | |
2.7 MB | 10/2019 |
| Space Solutions Brochure | |
2.8 MB | 10/2019 |
| DLA Cross Reference Guide | |
612 KB | 12/2012 |
| RadHard/RadTolerant Programming Guide | |
3 MB | 8/2001 |
| RT54SX Tr/Tf Experiment | |
333 KB | 7/2002 |
| RT54SX-S Tr/Tf Experiment | |
418 KB | 6/2002 |
| eX, SX-A and RT54SX-S Power Calculator |  |
853 KB | 2/2012 |
Radiation & Reliability Data
Total Ionizing Dose (TID) Reports
Please visit our Radiation & Reliability page to view all TID reports.
Single Event Effects (SEE) Reports
Please visit our Radiation & Reliability page to view all SEE reports.
Design Resources
|
|
|
|
|
|
|
|
|
|
|
|
|
Product Selector Guide
RTSX-SU radiation-tolerant FPGAs are enhanced versions of Microsemi’s commercial SX-A family of devices specifically designed for enhanced radiation performance. Featuring SEU-hardened D-type flip-flops that offer the benefits of triple module redundancy (TMR) without requiring cumbersome user intervention, the RTSX-SU family is a unique product for space applications.
Parametric Search
- {{n+1}} Showing per page
| Parts | Part Status | package Type | Package Carrier | {{attribute.name | noComma}} ({{attribute.type}}) |
This category has no Parametric Data! please try other Categories
