PolarFire FPGAs
Lowest Power, Cost-Optimized, Mid-Range FPGAs
Overview
Award-winning PolarFire FPGAs deliver the industry’s lowest power at mid-range densities with exceptional security and reliability. The product family spans from 48K logic elements (LEs) to 500K LEs, features 12.7G transceivers and offers up to 50% lower power than competing mid-range FPGAs. The devices are ideal for a wide range of applications within wireline access networks and cellular infrastructure, defense and commercial aviation markets, as well as industrial automation and IoT markets. Get started with your design today by downloading the Libero SoC PolarFire Design Suite and ordering a PolarFire development kit that best matches your needs. Cost-optimized Architecture
Power Optimization
|
|
Introducing PolarFire FPGAs |
|
PolarFire Low Power Features |
Reduce your FPGA development time by 5x with Microchip's High-level synthesis compiler. .To learn more click here.
Solving Key Market Issues (Click to Learn More) |
||
![]() |
![]() |
![]() |
Communications |
Defense |
Industrial |
"We are impressed with the PolarFire FPGA family, and in particular its transceiver performance/power specifications. This becomes critical to us when considering products requiring high SerDes port density at very high transceiver rates, for example high definition uncompressed digital video switching and multiplexing systems." - Microsemi Customer |
PolarFire FPGA Architecture
PolarFire FPGAs deliver up to 500K logic elements, 12.7G transceivers at 50% lower power.
Product Table
PolarFire Product Family
Features | PolarFire FPGA | |||||
---|---|---|---|---|---|---|
MPF050T | MPF100T | MPF200T | MPF300T | MPF500T | ||
FPGA Fabric | K Logic Elements (4LUT + DFF) | 48 | 109 | 192 | 300 | 481 |
Math Blocks (18x18 MACC) | 150 | 336 | 588 | 924 | 1480 | |
LSRAM Blocks (20k bit) | 160 | 352 | 616 | 952 | 1520 | |
uSRAM Blocks (64x12) | 450 | 1008 | 1764 | 2772 | 4440 | |
Total RAM Mbits | 3.6 Mbits | 7.6 Mbits | 13.3 Mbits | 20.6 Mbits | 33 Mbits | |
uPROM Kbits | 216 Kbits | 297 Kbits | 297 Kbits | 459 Kbits | 513 Kbits | |
User DLL's/PLL's | 8 each | 8 each | 8 each | 8 each | 8 each | |
High Speed I/O | 250 Mbps to 12.5 Gbps SERDES Lanes | 4 | 8 | 16 | 16 | 24 |
PCIe Gen2 End Points/Root Ports | 2 | 2 | 2 | 2 | 2 | |
Total IO | Total User IO | 176 | 284 | 368 | 512 | 584 |
Packaging Commerical (0oC-100oC)& Industrial(-40oC to100oC)STD and -1 R0HS | PackageType/Size/Pitch | Total User I/Os (HSIO/GPIO), SGMII CDRs/Transceivers | ||||
FCSG325 (11x11, 11x14.5*, 0.5 mm) | 164(84/80) 6/4 | 170(84/86)7/4 | 170(84/86)7/4* | |||
FCSG536 (16x16, 0.5 mm) | 300(120/180)15/4 | 300(120/180)15/4 | ||||
FCVG484 (19x19, 0.8 mm) | 176(96/92) 7/4 | 284(120/164)13/4 | 284(120/164)13/4 | 284(120/164)13/4 | ||
FCG484 (23x23, 1.0 mm) | 244(96/148)12/8 | 244(96/148)12/8 | 244(96/148)12/8 | |||
FCG784 (29x29, 1.0 mm) | 364(132/232)18/16 | 388(156/232)18/16 | 388(156/232)18/16 | |||
FCG1152 (35x35, 1.0 mm) | 512(276/236)19/16 | 584(324/260)19/24 | ||||
Packaging Military(-55oC to 125oC) STD Speed Grade Leaded Balls | PackageType/Size/Pitch-Military | Total User I/Os (HSIO/GPIO), SGMII CDRs/XCVRs | ||||
FCS325 (11x14.5*, 0.5 mm) | 170(84/86)7/4* | |||||
FCS536 (16x16, 0.5 mm) | 300(120/180)15/4 | |||||
FCV484 (19x19, 0.8 mm) | 284(120/164)13/4 | |||||
FC484 (23x23, 1.0 mm) | 244(96/148)12/8 | |||||
FC784 (29x29, 1.0 mm) | 388(156/232)18/16 | 388(156/232)18/16 | ||||
FC1152 (35x35, 1.0 mm) | 584(324/260)19/24 | |||||
Packaging Automotive AECQ-100 | PackageType/Size/Pitch-Auto | Total User I/Os (HSIO/GPIO), SGMII CDRs/XCVRs | ||||
FCSG325 (11x11, 11x14.5*, 0.5 mm) | 170(84/86) 7/4 | 170(84/86) 7/4* | ||||
FCSG536 (16x16, 0.5 mm) | 300(120/180) 15/4 | 300(120/180) 15/4 | ||||
FCVG484 (19x19, 0.8 mm) | 284(120/164)13/4 | 284(120/164)13/4 | 284(120/164) 13/4 | |||
FCG484 (23x23, 1.0 mm) | 244(96/148) 12/8 | 244(96/148) 12/8 | ||||
FCG784 (29x29, 1.0 mm) | ||||||
FCG1152 (35x35, 1.0 mm) | ||||||
Devices in the same package and family type are pin compatible |
PolarFire FPGAs offer various device offerings such as design security with transceivers, low power transceiver devices, data security with transceivers, and low power data security with transceiver devices. All PolarFire FPGAs are integrated with multi-protocol industry-leading low-power transceivers. Low power (L) devices provide up to 35% lower static power. Also, data security (S) devices have an integrated DPA safe crypto accelerator
Smallest Form Factor Solutions
PolarFire FPGAs are available in the smallest form factors for mid-range density devices. For example, the MPF100 device is available in a 11x11 mm package. In addition, PolarFire devices do not require external configuration memories that are typically required for SRAM based FPGAs.
Documentation
Microsemi content is being moved to microchip.com. We will post new documents and downloads on microchip.com. Please visit our documentation landing page on microchip.com to access the latest documentation and downloads. The link will take you to a landing page where you can navigate to the product you are looking for. If you have any further questions, please reach out to FPGA_marketing@microchip.com
Reduce your FPGA development time by 5x with Microchip's High-level synthesis compiler. Fill the form here to evaluate the HLS compiler tool. To learn more click here.
Product Information
PolarFire FPGA Product Brochure | 1/2019 |
White Papers
WP0216: Efficient INT8 Dot Product using Microsemi Math Block |
05/2018 |
Datasheet
Packaging
Power Estimation
PolarFire and PolarFire SoC Power Estimator | 04/2022 |
UG0897: PolarFire and PolarFire SoC FPGA Power Estimator User Guide | 05/2021 |
User Guides
PolarFire FPGA and PolarFire SoC FPGA Fabric User Guide Download PDF,View HTML |
04/2022 |
PolarFire FPGA and PolarFire SoC FPGA Clocking Resources User Guide Download PDF , View HTML |
08/2021 |
PolarFire FPGA and PolarFire SoC FPGA User I/O User Guide Download PDF ,View HTML |
10/2021 |
PolarFire FPGA and PolarFire SoC FPGA Transceiver User Guide Download PDF,View HTML |
08/2021 |
PolarFire FPGA and PolarFire SoC FPGA PCI Express User Guide Download PDF,View HTML |
01/2022 |
PolarFire and PolarFire SoC DRI User Guide Download PDF, View HTML |
06/2021 |
UG0687: PolarFire FPGA 1G Ethernet Solutions User Guide | 06/2021 |
UG0727: PolarFire FPGA 10G Ethernet Solutions User Guide | 10/2018 |
PolarFire FPGA and PolarFire SoC FPGA Memory Controller User Guide Download PDF, View HTML |
08/2021 |
PolarFire FPGA and PolarFire SoC FPGA Programming User Guide Download PDF, View HTML |
09/2021 |
PolarFire FPGA and PolarFire SoC FPGA Power-Up and Resets User Guide Download PDF, View HTML |
08/2021 |
PolarFire FPGA and PolarFire SoC FPGA System Services User Guide Download PDF,View HTML |
09/2021 |
UG0726: PolarFire FPGA Board Design User Guide | 07/2021 |
PolarFire FPGA and PolarFire SoC FPGA Security User Guide Download PDF , View HTML |
08/2021 |
UG0701: LiteFast IP User Guide | 09/2020 |
UG0786: PolarFire FPGA Splash Kit User Guide | 06/2021 |
UG0806: MIPI CSI-2 Receiver Decoder User Guide for PolarFire | 07/2021 |
UG0826: PolarFire MIPI CSI-2 Transmitter User Guide | 07/2021 |
UG0877: SLVS-EC Receiver for PolarFire FPGA | 03/2021 |
UG0938: Gamma Correction IP User Guide | 11/2020 |
UG0935: DisplayPort User Guide | 11/2021 |
UG0939: White Balance User Guide | 11/2020 |
UG0948: PolarFire MIPI DSI Transmitter User Guide | 07/2021 |
Reports
For neutron test reports, please visit our Single Event Effects page:
https://www.microsemi.com/product-directory/reliability/4883-see#test-results
Characterization Reports:
The below reports are available upon request only.
Please log in to the Microsemi website via https://www.microsemi.com/log-in/ and click on one of the below reports to send an access request.
Application Notes
Register Maps
PolarFire Device Register Map | 04/2022 |
Thermal Models
PolarFire Delphi Compact Thermal Models | 02/2020 |
PolarFire Imaging and Video Solution
PolarFire Imaging and video user guides, IP, and reference design files are available on the Imaging and Video page.
PolarFire Evaluation Kit
PolarFire Evaluation Kit user guides, schematics, and design files are available on the MPF300-EVAL-KIT page.
Note: The onboard DDR3L part was changed on the PolarFire Evaluation kit, starting from the Revision E of the kit. If the revision on your PolarFire Evaluation Kit is Rev E or later, please refer to PCN #21009 for further information
Demo Guides
Below demo guides targeted to the MPF300-EVAL-KIT. User guides, schematics, and design files are available on the MPF300-EVAL-KIT documentation page. In addition PolarFire Evaluation Kit, a Power Monitor GUI has also been released that can be used with any of the demo designs.
Tutorials
TU0775: PolarFire FPGA: Building a Mi-V Processor Subsystem Tutorial
|
Libero v2021.1 | 05/2021 |
TU0778: PolarFire FPGA Building a Cortex-M1 Processor Subsystem Tutorial
|
Libero v12.6 | 01/2021 |
Application Notes
AC464: PolarFire FPGA: Implementing Data Security using UserCrypto Processor Application Note | Libero v12.6 | 03/2021 |
AC465: Migrating a SoftConsole v5.1 Project to SoftConsole v5.2 Application Note |
N/A | 11/2017 |
AC466: PolarFire FPGA Auto Update and In-Application Programming Application Note
|
Libero v12.6 | 03/2021 |
AC468: PolarFire FPGA Transceiver Decision Feedback Equalization Application Note
|
Libero v12.6 | 01/2021 |
|
Libero v12.6 | 02/2021 |
AC479: Debugging PolarFire FPGA Using SmartDebug
|
Libero v2021.2 | 10/2021 |
AC482: PolarFire FPGA: How to Perform On-Demand Digest Check Application Note
|
Libero v12.6 | 04/2021 |
Libero v12.6 | 01/2021 | |
AC491: PolarFire EDAC and Scrubbing of Fabric RAMs
|
Libero v12.6 | 03/2021 |
PolarFire Splash Kit
PolarFire Splash Kit user guides, schematics, and design files are available on the MPF300-SPLASH-KIT page.
Note: The PolarFire Splash Kit (MPF300-SPLASH-KIT) contains production silicon and replaces the ES version of PolarFire Splash Kit (MPF300-SPLASH-KIT-ES). Refer to PDN19021 for more information.
Demo Guides
Below demo guides targeted to the MPF300-SPLASH-KIT. User guides, schematics, and design files are available on the MPF300-SPLASH-KIT documentation page. In addition PolarFire Splash Kit, a Power Monitor GUI has also been released that can be used with any of the demo designs.
|
Libero v12.6 | 01/2021 |
|
Libero v2021.2 | 09/2021 |
|
Libero v12.6 | 03/2021 |
DG0759: PolarFire FPGA Transceiver Demo Guide
|
Libero v12.6 | 01/2021 |
Application Notes
|
Libero v12.6 | 03/2021 |
Software User Guides
Libero SoC PolarFire software user guides are available in the Libero SoC PolarFire page.
Resources
Quick links to all resources needed to start your first PolarFire design today.
Design Software |
|
---|---|
IP Cores | |
Partners |
|
Dev Kits & Boards |
|
Power Analysis |
|
Programming & Debug |
|
BSDL Models |
|
IBIS Models |
|
Product Selector Guide
PolarFire cost-optimized FPGAs deliver the lowest power at mid-range densities with 12.7 Gbps SerDes transceivers as well as best-in-class security and reliability. They offer unprecedented capabilities and value with 10G transceivers, advanced I/Os, security and DSP capabilities while maintaining all the advantages traditionally associated with non-volatile FPGAs such as static power, security and single event upset (SEU) immunity. The devices are ideal for a wide range of applications within wireline access networks and cellular infrastructure, defense and commercial aviation markets, as well as industrial automation and IoT Markets
For details on specific military device offerings please refer to the Product OverviewLibero® SoC Design Suite offers high productivity with its comprehensive, easy-to-learn, easy-to-adopt development tools for designing with Microsemi FPGAs