IGLOO2 FPGAs
More Resources in Low Density Devices
Overview
|
|||
These flash FPGA devices are ideal for general purpose functions such as Gigabit Ethernet or dual PCI Express control planes, bridging functions, input/output (I/O) expansion and conversion, video/image processing, system management and secure connectivity. Microsemi FPGAs are used by customers in Communications, Industrial, Medical, Defense, and Aviation markets. |
|||
More Resources in Low Density Devices
|
|
||
IGLOO2 FPGA Architecture
IGLOO2 FPGAs offer 5K-150K LEs with a high performance memory subsystem, up to 512KB embedded flash, 2 x 32 KB embedded static random-access memory (SRAM), two direct memory access (DMA) engines and two double data rate (DDR) controllers. Architecture highlights include:
|
|
Product Tables
Product Family
| Features | M2GL005 | M2GL010 | M2GL025 | M2GL050 | M2GL060 | M2GL090 | M2GL150 | |
|---|---|---|---|---|---|---|---|---|
| Logic/DSP | Maximum Logic Elements (4LUT + DFF)* | 6,060 | 12,084 | 27,696 | 56,340 | 56520 | 86,316 | 146,124 |
| Math Blocks (18x18) | 11 | 22 | 34 | 72 | 72 | 84 | 240 | |
| PLLs and CCCs | 2 | 6 | 8 | |||||
| SPI/HPDMA/PDMA | 1 each | |||||||
| Fabric Interface Controllers (FICs) | 1 | 2 | 1 | 2 | ||||
| Security | AES256, SHA256, RNG | AES256, SHA256, RNG, ECC, PUF | ||||||
| Memory | eNVM (K Bytes) | 128 | 256 | 512 | ||||
| LSRAM 18K Blocks | 10 | 21 | 31 | 69 | 69 | 109 | 236 | |
| uSRAM1K Blocks | 11 | 22 | 34 | 72 | 72 | 112 | 240 | |
| eSRAM (K Bytes) | 64 | |||||||
| Total RAM (K bits) | 703 | 912 | 1104 | 1826 | 1826 | 2586 | 5000 | |
| High Speed | DDR Controllers | 1x18 | 2x36 | 1x18 | 1x18 | 2x36 | ||
| SERDES Lanes | 0 | 4 | 8 | 4 | 4 | 16 | ||
| PCIe End Points | 0 | 1 | 2 | 4 | ||||
| User I/Os | MSIO (3.3V) | 115 | 123 | 157 | 139 | 271 | 309 | 292 |
| MSIOD (2.5V) | 28 | 40 | 40 | 62 | 40 | 40 | 106 | |
| DDRIO (2.5V) | 66 | 70 | 70 | 176 | 76 | 76 | 176 | |
| Total User I/O | 209 | 233 | 267 | 377 | 387 | 425 | 574 | |
| Grades | Commercial (C), Industrial (I), Military (M), Automotive(T1/T2)* | C,I,T1,T2 | C,I,M,T1,T2 | C,I,M,T1,T2 | C,I,M,T1,T2 | C,I,M,T1,T2 | C,I,M,T1,T2 | C,I,M |
| * Total logic may vary based on utilization of DSP and memories in your design. Please see the IGLOO2 Fabric UG for details * Automotive grade is available only in VF256, VF400, FG484, FG676 and TQ144 packages |
||||||||
Packaging and I/Os
| Type | FCS325 | VF256 | FCS536 | VF400 | FCV484 | TQ144 | FG484 | FG676 | FG896 | FC1152 | ||||||||||
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
| Pitch (mm) | 0.5 | 0.8 | 0.5 | 0.8 | 0.8 | 0.5 | 1.0 | 1.0 | 1.0 | 1.0 | ||||||||||
| L x W (mm) | 11x11 | 14x14 | 16x16 | 17x17 | 19x19 | 20x20 | 23x23 | 27x27 | 31x31 | 35x35 | ||||||||||
| Device | I/O | Lanes | I/O | Lanes | I/O | Lanes | I/O | Lanes | I/O | Lanes | I/O | Lanes | I/O | Lanes | I/O | Lanes | I/O | Lanes | I/O | Lanes |
| M2GL005 | 161 | - | 171 | - | 84 | - | 209 | - | ||||||||||||
| M2GL010 | 138 | 2 | 195 | 4 | 84 | - | 233 | 4 | ||||||||||||
| M2GL025 | 180 | 2 | 138 | 2 | 207 | 4 | 267 | 4 | ||||||||||||
| M2GL050 | 200 | 2 | 207 | 4 | 267 | 4 | 377 | 8 | ||||||||||||
| M2GL060 | 200 | 2 | 207 | 4 | 267 | 4 | 387 | 4 | ||||||||||||
| M2GL0901 | 180 | 4 | 267 | 4 | 425 | 4 | ||||||||||||||
| M2GL150 | 293 | 4 | 248 |
4 |
574 | 16 | ||||||||||||||
* If you do not find the package or features you are looking for here please contact soc_marketing@microsemi.com.
Documentation
Microsemi content is being moved to microchip.com. We will post new documents and downloads on microchip.com. Please visit our documentation landing page on microchip.com to access the latest documentation and downloads. The link will take you to a landing page where you can navigate to the product you are looking for. If you have any further questions, please reach out to FPGA_marketing@microchip.com
Application Notes
Low Power
DSP
High-Speed Serial Interface
Security
Memory/Controller
Others
Migration
Programming
Board Design
Characterization Reports
High-Speed Serial Interface
Configuration Guides
Low Power
DSP
High-Speed Serial Interface
Security
Memory/Controller
Others
Migration
Programming
HPMS
Datasheets
Demo / Reference Designs
Low Power
DSP
High-Speed Serial Interface
Security
Memory/Controller
Others
Migration
Programming
Errata
Kit User Guides
Pinout / Packaging
Power Calculators
Product Brochures
Quality & Reliability Reports
Silicon User Guides
Low Power
DSP
High-Speed Serial Interface
Security
Memory/Controller
Others
Migration
Programming
HPMS
Tutorials
Low Power
DSP
High-Speed Serial Interface
Security
Memory/Controller
Others
Migration
Programming
White Paper
Design Resources
Design Software Kits & Boards Power Analysis Programming & Debug IP cores Partners
BSDL Models IBIS Models Software User's Guides Design Resources Archives
FPGA Design Software
|
FPGA Development Kits and Boards
|
Power Analysis
|
Programming and Debug
|
IP Cores
Partners
|
BSDL Models
|
IBIS Models
|
Software User Guides
| IGLOO2 Standalone Peripheral Initialization User Guide | User Guide | 2.5 MB | 9/2014 |
| SmartFusion2/IGLOO2 FPGA Timing Constraints User's Guide | User Guide | 4.24 MB | 9/2014 |
| Batch Flow TCL for SmartFusion2 and IGLOO2 | User Guide | 1.5 MB | 9/2014 |
| IGLOO2 System Builder Port/BIF Name Changes | User Guide | 360 KB | 12/2013 |
| IGLOO2 System Builder User Guide | User Guide | 3/2016 | |
| SmartFusion2 and IGLOO2 Block Flow Users Guide | User Guide | 244 KB | 12/2013 |
| SmartFusion2 and IGLOO2 Tcl for SoC Documentation | User Guide | 868 KB | 4/2015 |
Product Selector Guide
IGLOO2 FPGAs deliver more resources in low-density devices with low power requirements, proven security, and exceptional reliability. IGLOO2 FPGAs offer 5K-150K LEs with a high performance memory subsystem, up to 512KB embedded flash, 2 x 32 KB embedded static random-access memory (SRAM), two direct memory access (DMA) engines and two double data rate (DDR) controllers. These devices are ideal for general purpose functions such as Gigabit Ethernet or dual-PCI Express control planes, bridging functions, input/output (I/O) expansion and conversion, video/image processing, system management, and secure connectivity.
