FPGA & SoC Design Tools
Overview

Libero SoC v12.0 and later | Libero SoC v11.9 and earlier | Libero IDE | |
Product Family | PolarFire, RTG4, IGLOO2 and SmartFusion2 | RTG4, IGLOO2, SmartFusion2, SmartFusion, IGLOO, ProASIC3, RT ProASIC3 and Fusion | Antifuse and legacy flash |
Licensing | Libero Silver, Evaluation, Gold, Platinum, Standalone and Archival licenses are used to design with Microsemi FPGA & SoC devices | ||
FPGA Design Flow |
|||
Synplify Pro | ![]() |
![]() |
![]() |
Synphony Model Compiler1 | ![]() |
||
Modelsim ME | ![]() |
![]() |
![]() |
Modelsim ME PRO | ![]() |
![]() |
|
IBIS Models | ![]() |
![]() |
![]() |
BSDL Models | ![]() |
![]() |
![]() |
Power Estimators and Calculators | ![]() |
![]() |
![]() |
Embedded Design Flow |
|||
SoftConsole | ![]() |
![]() |
|
Firmware Catalog | ![]() |
![]() |
|
IAR Embedded Workbench2 | ![]() |
![]() |
|
Keil MDK2 | ![]() |
![]() |
|
Embedded Ecosystem2 | ![]() |
![]() |
1. Synphony Model Compiler is a legacy Standalone tool
2. 3rd party standalone tools - These tools need to be purchased from 3rd party vendors and installed with Libero
