CoreAPBLSRAM |
|
Overview
The CoreAPBLSRAM provides access to the embedded large SRAM blocks present on SmartFusion2 family devices through APB slave interface. It will facilitate convenient access to Fabric SRAM by APB masters. Read and write transactions on the APB are converted into corresponding transfers on the LSRAM and uSRAM. Features:
Supported Devices:
Market Segments:
|
Alphanumeric Parameter | Value |
---|---|
Core Provider | Microchip |
Functional Category | Memory Controllers |
Device Family | SmartFusion2 |
Application | 1588 Timing Card,Aerospace,Automotive,Carrier,Computer,Connected Home,Consumer,Data Communications,Gaming,Industrial,IP Camera,IP Phone,Line Card,Medical,Microprocessor,Military,Multimedia,Portable,Signal Processing,SMB,Storage,SyncE Timing Card,Telecom,USB Audio,Wireless,WiMax |
This part can be found in the following product categories: