DG0454 Demo Guide

October, 2015



## 🏷 Microsemi.

SmartFusion2 SoC FPGA In-System Programming Using UART Interface - Libero SoC v11.6

## **Revision History**

Date	Revision	Change		
23 October, 2015	7	Eighth release		
15 June, 2015	6	Seventh release		
10 March, 2015	5	Sixth release		
18 August, 2014	4	Fifth release		
03 May, 2014	3	Fourth release		
16 December 2013	2	Third release		
02 December 2013	1	Second release		
27 August 2013	0	First release		

## **Confidentiality Status**

This document is a non-confidential.



# **Table of Contents**

About this document Intended Audience References Microsemi Publications In-System Programming Using UART Interface Introduction Design Requirements Demo Design Introduction Features Description	4
Intended Audience References Microsemi Publications In-System Programming Using UART Interface Introduction Design Requirements Demo Design Introduction Features Description	. 4
References . Microsemi Publications . In-System Programming Using UART Interface . Introduction . Design Requirements . Demo Design . Introduction . Features . Description .	. 4
Microsemi Publications	. 4
In-System Programming Using UART Interface Introduction Design Requirements Demo Design Introduction Features Description	4
In-System Programming Using UART Interface	
Introduction Design Requirements Demo Design Introduction Features Description	5
Design Requirements Demo Design Introduction Features Description	. 5
Demo Design	. 5
Introduction	. 5
Description	5
	. 7
Setting Up the Demo Design	11
Running the Demo Design	12
Example command	14
Resetting the board	15
Authenticate Operation Mode	16
Verify Operation Mode	16
Program Operation Mode	18
Checking if the Fabric is Programmed Successfully	18
Programming Results	19
Known Issue	20
Appendix 1: Board Setup for Running the Demo	20
Appendix 2: Jumper Locations	21
Appendix 3: Error Codes	22
Appendix 4: Generating .spi Programming File using Libero	23
Appendix 5: Hardware Project Implementation Settings	26
Configuring the I/Os for Flash*Freeze Mode	26
Standby Clock Source Configuration	27
SoftConsole Project Generation	28
Changes Required in Libero Design	30
	00
A List of Changes	36
B Product Support	37
Customer Service	37
Customer Technical Support Center	37
Technical Support	37
Website	37
Contacting the Customer Technical Support Center	37
Email	37
My Cases	38 38
ITAR Technical Support	38



# Preface

## About this document

This demo is for SmartFusion<sup>®</sup>2 system-on-chip (SoC) field programmable gate array (FPGA) devices. It provides instructions on how to use the corresponding reference design.

## **Intended Audience**

SmartFusion2 devices are used by:

- FPGA designers
- Embedded designers
- System-level designers

## References

#### **Microsemi Publications**

- UG0451: IGLOO2 and SmartFusion2 Programming User Guide
- UG0450: SmartFusion2 SoC and IGLOO2 FPGA System Controller User Guide
- AC390: SmartFusion2 SoC FPGA Remapping eNVM, eSRAM, and DDR/SDR SDRAM Memories
   Application Notes
- Configuring Serial Terminal Emulation Programs Tutorial

See the following web page for a complete and up-to-date listing of SmartFusion2 device documentation: http://www.microsemi.com/products/fpga-soc/soc-fpga/smartfusion2#documents.



# In-System Programming Using UART Interface

## Introduction

In-system programming (ISP) allows to reprogram the design iterations and field upgrades. SmartFusion2 devices support ISP through the universal asynchronous receiver/transmitter (UART) interface. This document describes how to program the following using ISP through the UART interface:

- embedded Nonvolatile Memory (eNVM)
- FPGA fabric
- Both the eNVM and the FPGA fabric

For information on different programming modes supported by SmartFusion2 SoC FPGAs, see the *UG0451: IGLOO2 and SmartFusion2 Programming User Guide*. For information on system controller programming services, see the *UG0450: SmartFusion2 SoC and IGLOO2 FPGA System Controller User Guide*.

## **Design Requirements**

#### Table 1 • Design Requirements

Design Requirements	Description
Hardware Requirements	
SmartFusion2 Security Evaluation Kit:	Rev D or later
12 V adapter	
FlashPro4 programmer	
USB A to Mini-B cable	
Host PC or Laptop	Windows 64-bit Operating System
Software Requirements	
Libero <sup>®</sup> System-on-Chip (SoC)	v11.6
FlashPro Programming Software	v11.6
Host PC Drivers	USB to UART



#### Introduction

The demo design files are available for download from the following path in the Microsemi<sup>®</sup> website: *http://soc.microsemi.com/download/rsc/?f=m2s\_dg0454\_liberov11p6\_df* 

The demo design files include:

- · Libero SoC software project
- STAPL programming files
- UART Host PC Loader application (M2S UARTHost Loader.exe)
- Sample programming files



Figure 1 shows the top-level structure of the design files. For further details, see the readme.txt file.



#### Figure 1 • Demo Design Top-Level Structure

Figure 2 describes the top-level demo. The SmartFusion2 device application configures the MMUART\_1 peripheral for serial communication and initializes the system controller to run the ISP service. The UART Host PC Loader initiates the communication with the SmartFusion2 device through the UART interface and sends the data bitstream to the ARM<sup>®</sup> Cortex<sup>®</sup>-M3 processor. Refer to the "Appendix 5: Hardware Project Implementation Settings" section.

The Cortex-M3 processor sends the received blocks of data to the system controller ISP service. The system controller ISP service executes the ISP operation in the requested mode and reports the status to the Cortex-M3 processor. See "Description" on page 7 for information on modes of operation.



Figure 2 • Top-Level Demo Diagram



#### Features

The demo design performs three types of programming based on the input provided by the programming file.

- **eNVM programming**: The ISP programming service programs only eNVM. In this case, the input programming file has only eNVM content.
- **FPGA fabric programming**: The ISP programming service programs only the FPGA fabric. In this case, the input programming file has only the FPGA fabric content.
- eNVM and FPGA fabric programming: The ISP programming service programs both the FPGA fabric and eNVM. In this case, the input programming file has both the FPGA fabric and eNVM content.

#### Description

The ISP in SmartFusion2 devices is performed by the Cortex-M3 processor and the system controller. The system controller manages the SmartFusion2 device programming and handles the system service requests. The SmartFusion2 device allows the Cortex-M3 processor to directly provide a bitstream to the system controller for programming. The Cortex-M3 processor initializes the system controller and receives the programming bitstream from the Host PC through the UART interface. The received bitstream is sent to the system controller to execute the ISP service in one of the following modes of operation:

- Authenticate: System controller ISP service validates the integrity of the input data bitstream and reports the status information to the Cortex-M3 processor.
  - For security and reliability reasons, Microsemi recommends that the bitstream is authenticated before the program is executed, using the Authenticate operation mode. The SmartFusion2 device application must commit only the bitstream for programming, after successful authentication and the integrity of the bitstream is validated.
- Program: System controller ISP service programs the following depending on the input data bitstream:
  - eNVM
  - FPGA fabric
  - Both the eNVM and the FPGA fabric
- Verify: System controller ISP service verifies the contents of the SmartFusion2 device against the input data bitstream and reports the status information to the Cortex-M3 processor.

The system controller ISP service utilizes the COMM\_BLK interface to receive the entire programming data bitstream as a continuous stream of bytes. Refer to the *UG0331: SmartFusion2 Microcontroller Subsystem User Guide* for more information on communication block (COMM\_BLK).

The Cortex-M3 processor in the SmartFusion2 device can execute an application image from embedded SRAM (eSRAM), eNVM or DDR/SDR memories. Refer to the *AC390: SmartFusion2 SoC FPGA Remapping eNVM, eSRAM, and DDR/SDR SDRAM Memories Application Notes* for more information on remapping techniques. In this demo design, the Cortex-M3 processor executes the ISP application image from eSRAM while the eNVM programming taking place, that is during Program operation mode. In order to execute the application image from eSRAM, the Cortex-M3 processor copies the ISP application image (resides in eNVM data client) to the eSRAM and remaps the eSRAM to the Cortex-M3 processor code region. For Verify and Authenticate operation modes, the application image can be executed from either eNVM or eSRAM as the eNVM programming is not initiated. Refer to the "Appendix 5: Hardware Project Implementation Settings" section.



In-System Programming Using UART Interface

#### UART Host PC Loader

UART Host PC Loader (M2S\_UARTHost\_Loader.exe) is an executable program that transfers the programming files (\*.spi) from the Host PC to the SmartFusion2 Security Evaluation Kit board. The M2S\_UARTHost\_Loader.exe file is executed from the command prompt. It is located at: <download folder>\sf2 isp using uart interface demo df\host tool and samples.

#### The syntax is:

M2S\_UARTHost\_Loader.exe <\*.spi> <COM Port number> <Operation Mode>
Arguments:

- \*.spi programming file.
- COM Port number.
- Operation Mode. See Table 2.

For more information, see "Running the Demo Design" on page 12.

Table 2 shows the ISP operation modes and the values that are supplied in the command for the modes.

#### Table 2 • ISP Operation Modes

Mode	Value
Authenticate	0
Program	1
Verify	2

#### **Programming Files**

Sample programming files with the file extension . spin are provided to program:

- eNVM
- FPGA fabric
- Both the eNVM and the FPGA fabric

The folder <*download\_folder*>\sf2\_isp\_using\_uart\_interface\_demo\_df\host\_tool\_and\_samples contains the following sample programming files.

- isp\_envm\_only.spi: Programs only eNVM. The eNVM client has a simple message display
  program.
- isp\_fabric\_only.spi?Programs only the FPGA fabric. The FPGA fFabric has a light-emitting diode (LED) blinking logic.
- isp\_fabric\_and\_envm.spi: Programs both the FPGA fabric and eNVM. The eNVM client has a message display program and the FPGA fabric has an LED blinking logic. The folder <download\_folder>\sf2\_isp\_using\_uart\_interface\_demo\_df\host\_tool\_and\_samples\fabric\_and\_ envm contains the Libero design to generate this sample programming file.
  - isp\_demo.spi: This is the .spi file format version of isp\_demo.stp file provided in <download\_folder>\sf2\_isp\_using\_uart\_interface\_demo\_df\stapl\_programming\_file.

Note: For more information on generating .spi programming files, refer to the "Appendix 4: Generating .spi Programming File using Libero" section on page 23.



#### ISP Execution Flow

Figure 3 on page 10 describes the ISP flow. The UART Host PC Loader starts the communication with the SmartFusion2 device through the UART interface. On connecting with the SmartFusion2 device, the UART Host PC Loader sends the programming file size and the ISP operation mode to the target SmartFusion2 device. The SmartFusion2 device initializes the system controller and starts the ISP service in the chosen operation mode.

On receiving the data request from the SmartFusion2 device, the UART Host PC Loader transfers the input source programming file in blocks of 4 Kb data with cyclic redundancy check (CRC). The SmartFusion2 device:

- Stores the received 4 Kb data in a temporary buffer.
- Checks the CRC.
- Inputs the same data to the ISP service.
- Sends acknowledgment to the UART Host PC Loader for the 4 Kb data that is received and requested to send the next block of 4 Kb data.

This operation repeats until the UART Host PC Loader transfers the entire file. The UART Host PC Loader is notified with a status code when the ISP service completes the authentication or the verification process. When the operation mode is Program, an internal device reset is generated for the new design to take effect.



Figure 3 shows the ISP execution flow.



Figure 3 • ISP Execution Flow



## Setting Up the Demo Design

The following steps describe how to set up the demo design:

- Connect the FlashPro4 programmer to the J5 connector of the SmartFusion2 Security Evaluation Kit.
- Connect the host PC to the J18 connector using the USB Mini-B cable. The USB to UART bridge drivers are automatically detected. Of the four COM ports, select the one with Location as on USB Serial Converter D. Figure 4 shows an example Device Manager window.



Figure 4 • Device Manager Window

Connect the jumpers on the SmartFusion2 Security Evaluation Kit board as listed in Table 3.
 CAUTION: Switch OFF the SW7 switch on the board while making the jumper connections.

4. Connect the power supply to the J6 connector.

 Table 3 • SmartFusion2 Security Evaluation Kit Jumper Settings

Jumper Number	Pin (from)	Pin (to)	Comments
J22, J23, J24, J8, J3	1	2	These are the default jumper settings of the SmartFusion2 Security Evaluation Kit board. Ensure that these jumpers are set properly.

5. Switch **ON** the power supply switch, **SW7**. Refer to "Appendix 1: Board Setup for Running the Demo" for information on board setup.



## **Running the Demo Design**

- Download the demo design from: http://soc.microsemi.com/download/rsc/?f=m2s\_dg0454\_liberov11p6\_df
- 2. Switch **ON** the SW7 power supply switch.
- 3. Launch the FlashPro software.
- 4. Click New Project.
- 5. In the **New Project** window, type the project name.

FlashPro     File Edit View Tools     D    D    D    D    D    D    D	Programmers Configuration Cus 속   ය 요 요   말 =   속 제   8	tomize Help	Andrea An	
	New Project 📩	View Programmers	PROGRAM	S,
		New Project Project Name: ISP_UART  Project Location: C:\ProgramData\Microsoft\Window Programming mode C chain Help OK C	sem	θ
X X X X X X X X X X X X X X X X X X X	Warnings A Info /	0		

Figure 5 • FlashPro New Project

- 6. Click Browse and navigate to the location where you want to save the project.
- 7. Select Single device as the Programming mode.
- 8. Click OK to save the project.
- 9. Click Configure Device.



10. Click **Browse** and navigate to the location where the <code>isp\_demo.stp</code> file is located and select the file. The default location is:

<download\_folder>\sf2\_isp\_using\_uart\_interface\_demo\_df\stapl\_programming\_file. The required programming file is selected and is ready to be programmed in the device.

FP Fla	ashPro - [ISP_UART] *						
<u>F</u> ile	Edit View Tools P	erogrammers <u>C</u> onfiguration	Custo <u>m</u> ize <u>H</u> elp	<b>**</b>			
		New Project *		Configure Device	PRI	OGRAM	λ
× F	rogramming file isp_demo.stp		Browse		•		
Ingle Device Configuration Window	DATE_MODIFIED T STAPL_FILE_NAME C CREATOR F DEVICE P PACKAGE N DATE STAPL_VERSION S STAPL_VERSION S IDCODE C IDMASK C Chain Parameter	Tue Feb 03 11:38:29 2015 S:\sf2_isp_using_uart_int FlashPro Version: v11.5 42S090TS 42S090TS-fg484 42S015/02/03 JESD71 JESD71 JF8071CF JFFFFFFF	erface_demo_df	Mode: Action PROGRAM VERIFY ERASE	Basic      Advanced	Se	
	STAPL file 'G: DESIGN : demo_ All (Errors ) Wa	\sf2_isp_using_uart_i top; CHECKSUM : A5E1 armings \ Info /	nterface_demo_d: ; ALG_VERSION	f\stapl_programm; ; 2 !!!	ing file\isp_demo	o.stp' has been	loaded successfully
gui	re 6 • Flash	Pro Project Config	ured	0.01_01_			
		$\sim$	2				
	C		•				



- 11. Click **PROGRAM** to start programming the device. Wait until you get a message indicating that the program passed. ISP requires the SmartFusion2 device to be preprogrammed with the application code to activate the ISP service. So, the SmartFusion2 device is preprogrammed with the isp demo.stp using FlashPro software.
  - LEDs 4 to 7 (H5, H6, J6, H7) blinking in the board indicates that the SmartFusion2 Device fabric is preprogrammed successfully.



#### Figure 7 • FlashPro Program Passed

- 12. Open the Command Prompt in the Host PC.
- 13. Navigate to the directory, where the UART Host PC Loader (M2S\_UARTHost\_Loader.exe) is located. The default location is:
  - <download\_folder>\sf2\_isp\_using\_uart\_interface\_demo\_df\host\_tool\_and\_samples.
- 14. Execute the M2S\_UARTHost\_Loader.exe file and launch the UART Host PC Loader to program the:
  - FPGA fabric
    - eNVM
  - FPGA fabric and eNVM

#### **Example command**

Example command for programming both the FPGA fabric and eNVM using the <code>isp\_fabric\_and\_envm.spi</code> file:

M2S UARTHost Loader.exe isp fabric and envm.spi 24 1

Where, 24 is the Com port number and 1 is the Operation Mode: Program



Figure 8 shows the UART Host PC Loader example command.



Figure 8 • UART Host PC Loader Example Command

#### **Resetting the board**

If the UART Host PC Loader is not connected to the SmartFusion2 Security Evaluation Kit board, press the switch, **SW6** to reset the board.

Figure 9 shows an example message that instructs to reset the board.



Figure 9 • UART Host PC Loader Reset





## **Authenticate Operation Mode**

To authenticate the data from isp fabric and envm.spi, type:

M2S\_UARTHost\_Loader.exe isp\_fabric\_and\_envm.spi 24 0

Where, 24 is the Com port number and 0 is the Operation Mode: Authenticate.

On completion of the ISP authentication, the command prompt displays an operation success message. Figure 10 shows the operation success message.



#### Figure 10 • ISP Authentication Status

Press the switch, **SW6** to reset the SmartFusion2 Security Evaluation Kit and try other ISP operation modes.

## Verify Operation Mode

To verify the device FPGA fabric and eNVM contents, type the command:

M2S\_UARTHost\_Loader.exe isp\_demo.spi 24 2

Where, 24 is the Com port number and 2 is the Operation Mode: Verify.



Figure 11 shows a successful verification message.

C:\Windows\system32\cmd.exe bytes read from the file=4096 Remaining bytes =7648 Sending the data to the target. End of one transaction:Ack 'a' received from target for the data from the host ==========Begin transaction Ack 'b' is received from the target====================================
ISP Verification completed successfully C:\ISP Demo DF\Host Tool and Samples>

Figure 11 • ISP Verification Status

The verification operation demonstrated is for the isp\_demo.stp file that is already running in the SmartFusion2 device. If any other .spi file is verified while the isp\_demo.stp file is still running, that verification operation fails.

If the verification fails, the command prompt displays an error message with an error code. Figure 12 shows an example error message. For more information on error codes, see "Appendix 3: Error Codes" on page 22.

The programming files are at:

<download\_folder>\sf2\_isp\_using\_uart\_interface\_demo\_df\host\_tool\_and\_samples.

All of them do not pass the verification. Only the <code>isp\_demo.spi</code> file passes the verification operation as it matches with the SmartFusion2 device contents (<code>isp\_demo.stp</code>). The other programming files fail verification.

Press **SW6** to reset the SmartFusion2 Security Evaluation Kit to try other ISP operation modes from CMD prompt window.



Figure 12 • ISP Verification Failure Error Message



In-System Programming Using UART Interface

## **Program Operation Mode**

To program the FPGA fabric and the eNVM of the SmartFusion2 device using the isp\_fabric\_and\_envm.spi file, type:

M2S\_UARTHost\_Loader.exe isp\_fabric\_and\_envm.spi 24 1

Where, 24 is the Com port number and 1 is the Operation Mode: Program.

It takes a few minutes for the ISP service to complete and the FPGA fabric and eNVM are programmed. Figure 13 shows a successful ISP programming result.



#### Figure 13 • ISP Program Status

Press **SW6** to reset the SmartFusion2 Security Evaluation Kit or power cycle the SmartFusion2 Security Evaluation Kit.

#### Checking if the Fabric is Programmed Successfully

LEDs 0 to 3 (G7, F3, F4, E1) blinking in the board indicates that the fabric is programmed successfully.

#### Checking if the eNVM is Programmed Successfully

To check if the eNVM is programmed successfully, start any serial terminal emulation program such as:

- HyperTerminal
- PuTTY

TeraTerm

The configuration for the program is:

- Baud Rate: 57600
- 8 Data bits
- 1 Stop bit
- No Parity
- No Flow Control

For information on configuring the serial terminal emulation programs, see the *Configuring Serial Terminal Emulation Programs Tutorial*.



If the eNVM is programmed successfully, the serial terminal emulation program displays an operation success message. Figure 14 shows an operation success message for eNVM programming in the PuTTY window.



Figure 14 • ISP Program Successful

#### **Programming Results**

The result shown in Figure 14 is for the isp\_fabric\_and\_envm.spi file. Table 4 shows the possible results for ISP Program operation mode for sample programming files provided in folder <download\_folder>\sf2\_isp\_using\_uart\_interface\_demo\_df\host\_tool\_and\_samples. Not all .spi files listed in the table are demonstrated.

*.spi Programming File Name	eNVM Programming Result	FPGA fabric Programming Result
isp_envm_only.spi	The serial terminal emulation program shows successful eNVM program message	NA
isp_fabric_only.spi	NA	SmartFusion2 LEDs 0 to 3 blinks
isp_fabric_and_envm.spi	The serial terminal emulation program shows successful eNVM program message	SmartFusion2 LEDs 0 to 3 blinks

Table 4 • ISP Programming Results

Note: After successful ISP Program operation, the Security Evaluation Kit must be reprogrammed with the original isp\_demo.stp file to try the ISP operation modes again.



## **Known Issue**

After successful completion of the two-step IAP or ISP, LSRAM read and write access fails from the fabric path. This is a known silicon issue, which is documented in the *ER0196-SmartFusion2 Device Errata*. The workaround for this problem is to reset the system after the IAP or ISP program operation. Microsemi recommends that this workaround is implemented for any design, which accesses LSRAM after IAP or ISP. For more information about how to implement this workaround, refer to the "Appendix 6: Implementing Workaround to Access Fabric LSRAM after IAP/ISP Program Operation" section on page 30.

The design example provided in this demonstration implements the workaround for accessing LSRAM after implementing the IAP or ISP program operation in Libero software, and the design files are available in the following location:

<download\_folder>\sf2\_isp\_using\_uart\_interface\_demo\_df\host\_tool\_and\_samples\LSRAM\_Workaroud

## Appendix 1: Board Setup for Running the Demo



Figure 15 • Board Setup for Running the Demo



## **Appendix 2: Jumper Locations**



#### Figure 16 • SmartFusion2 Security Evaluation Kit Silkscreen Top View

Figure 16 shows the jumper locations in SmartFusion2 Security Evaluation Kit board. *Notes:* 

- Jumpers highlighted in red are set by default.
- The location of the jumpers in Figure 16 are searchable.





# Appendix 3: Error Codes

S

#### Table 5 • Error Codes

Define	Error Code	Description
#define MSS_SYS_CHAINING_MISMATCH	1u	Device contents mismatch
#define MSS_SYS_UNEXPECTED_DATA_RECEIVED	2u	Data is not supported
#define MSS_SYS_INVALID_ENCRYPTION_KEY	3u	Invalid encryption key
#define MSS_SYS_INVALID_COMPONENT_HEADER	4u	Invalid file header
#define MSS_SYS_BACK_LEVEL_NOT_SATISFIED	5u	corrupted /invalid bitstream
#define MSS_SYS_DSN_BINDING_MISMATCH	7u	corrupted /invalid bitstream
#define MSS_SYS_ILLEGAL_COMPONENT_SEQUENCE	8u	corrupted /invalid bitstream
#define MSS_SYS_INSUFFICIENT_DEV_CAPABILITIES	9u	Invalid Device capabilities
#define MSS_SYS_INCORRECT_DEVICE_ID	10u	Invalid Device id
#define MSS_SYS_UNSUPPORTED_BITSTREAM_PROT_VER	11u	bitstream is not supported
#define MSS_SYS_VERIFY_NOT_PERMITTED_ON_BITSTR	12u	Verification is not allowed for input bitstream
#define MSS_SYS_ABORT	127u	Operation aborted
#define MSS_SYS_NVM_VERIFY_FAILED	129u	eNVM verification failed
#define MSS_SYS_DEVICE_SECURITY_PROTECTED	130u	Device is secured
#define MSS_SYS_PROGRAMMING_MODE_NOT_ENABLED	131u	Programming mode is not enabled.



## Appendix 4: Generating .spi Programming File using Libero

- Launch the Libero SoC software to open a Libero project for isp\_fabric\_and\_envm.spi programming file. The Libero design file is provided in <download\_folder>\sf2\_isp\_using\_uart\_interface\_demo\_df\host\_tool\_and\_samples\fabric\_and\_ envm.
- 2. Right-click **Export Bitstream** under **Handoff Design for Production** in the **Design Flow** tab, and click **Export** ... from the context menu.



Figure 17 • Configuring Export Bitstream





In-System Programming Using UART Interface

3. On the **Export Bitstream** window, select the **SPI file** check box.

		demo top	
Support for ISP	E	Existing bitstream files:	
Chain STAPL file Support for ISP Single Microsemi device in a JTAG chain		demo_top.spi	
DAT file			
Support for Embedded ISP (JTAG and SPI-Slave)			
V SPI file			
Support for Auto Programming, Auto Update (IAP), Programming Recovery and IAP/ISP Services			
SVF files			
Support for ISP			
Limit SVF file size			
lected Security options (modify via Configure Security tool) —	rity Policies are enabled		
elected Security options (modify via Configure Security tool) — Encrypt bitstream with default key. No User keys and Secu Bitstream files to be exported	rity Policies are enabled.		C
elected Security options (modify via Configure Security tool) — Encrypt bitstream with default key. No User keys and Secu Bitstream files to be exported	rrity Policies are enabled. Bitstream components	2	
elected Security options (modify via Configure Security tool) — Encrypt bitstream with default key. No User keys and Secu Bitstream files to be exported File to program at trusted facility	rrity Policies are enabled. Bitstream components I Fabric I eNVM		
elected Security options (modify via Configure Security tool) — Encrypt bitstream with default key. No User keys and Secu Bitstream files to be exported File to program at trusted facility Export SPI Directory for programming recovery Specify SP	rity Policies are enabled. Bitstream components V Fabric V eNVM	.0	
elected Security options (modify via Configure Security tool) — Encrypt bitstream with default key. No User keys and Secu Bitstream files to be exported File to program at trusted facility Export SPI Directory for programming recovery Specify SP	rity Policies are enabled. Bitstream components Ø Fabric Ø eNVM		
elected Security options (modify via Configure Security tool) — Encrypt bitstream with default key. No User keys and Secu Bitstream files to be exported File to program at trusted facility Export SPI Directory for programming recovery Specify SP	rity Policies are enabled. Bitstream components I Directory)		

#### Figure 18 • Export Programming File Options Window

4. Click OK.

5

5. Double-click Export Bitstream under Handoff Design for Production in the Design Flow tab to generate the .spi file (Figure 17 on page 23). Figure 19 on page 25 shows the .spi file location in Messages tab.







## **Appendix 5: Hardware Project Implementation Settings**

The following hardware project settings are required to build the demo design.

#### Configuring the I/Os for Flash\*Freeze Mode

The Libero demo design configures M3\_CLK to operate at 50 MHz and one UART interface (MMUART\_1) for serial communication. The FPGA fabric is not operational during Program or Verify operations as the device enters into Flash\*Freeze (F\*F). On the Security Evaluation Kit board, the MMUART\_0 TX and RX are connected to the mini-B USB through the fabric and fabric I/Os. During F\*F mode, the fabric and I/Os are not available. So the MMUART\_0 cannot be used as the serial communication interface. As such, MMUART\_1 is used, and the RXD and TXD ports are configured using the I/O Editor to be available during F\*F mode, as shown in Figure 20. The user has to **Check** the settings from the File menu after configuring the ports.

1/01	Fallens alonna ena			_	-			· No. Office and the owner			
le l	Editor - demo_top	Help		_	_						
-	L D C	👉 🖬 👫	14								
Po	rts Package F	Pins Packag	e Viewer								
	Port Name 1	Direction 💌	I/O Standard 💌	Pin Number 💌	Locked 💌	Macro Cell 💌	Bank Name 💌	I/O state in Flash*Freeze mode 💌	Resistor Pull 💌	I/O available in Flash*Freeze mode 💌	Schmitt Trigger 💌
	MMUART_1_RXD	Input	LVCMOS25	G18	V	ADLIB:INBUF	Bank2	TRISTATE	None	Yes	Off
	MMUART_1_TXD	Output	LVCMOS25	H19	<b>V</b>	ADLIB:TRIBUFF	Bank2	TRISTATE	None	Yes	
				m							
EM	lessages 🔞 Errors	႔ Warnings 🌘	🚺 Info								

Figure 20 • Configuring MMUART\_1 Ports to be Available During F\*F

3



#### Standby Clock Source Configuration

The standby clock source for the MSS in F\*F mode is configured to On-chip 50 MHz RC Oscillator using the Flash\*Freeze Hardware Settings dialog in the Libero SoC software, as shown in Figure 21. A higher MSS clock frequency is required in F\*F mode to meet the MMUART baud rate requirements.



Figure 21 • Flash\*Freeze Hardware Settings Dialog Box



In-System Programming Using UART Interface

#### **SoftConsole Project Generation**

The firmware and SoftConsole project workspace can be generated by checking the Create Project and selecting a Software IDE option in Libero project as shown in Figure 22.



Figure 22 • Export Firmware Options

On successful firmware generation, the firmware and SoftConsole folders are generated at <a href="https://www.commondline.com">download\_folder>\sf2\_isp\_using\_uart\_interface\_demo\_df\libero</a> as specified in Location field of Export Firmware dialog box as shown in Figure 22.



For software modifications, open the **Softconsole Project** workspace (located at <*download\_folder*>\sf2\_isp\_using\_uart\_interface\_demo\_df\/ibero\SoftConsole\demo\_MSS\_CM3) using SoftConsole IDE v3.4 SP1. Figure 23 shows **SoftConsole Project** workspace.



#### Figure 23 • SoftConsole Project Workspace

•

The SoftConsole workspace consists of three projects.

- demo MSS CM3 app
- This project receives the bitstream from the Host PC through UART interface and invokes the system controller programming services.
- demo\_MSS\_CM3\_boot\_loader
   This project implements the remappingof the eSRAM to Cortex-M3 processor code space after copying the ISP code to eSARM from eNVM.
- demo\_MSS\_CM3\_hw\_platform
   This project contains all the firmware and hardware abstraction layers that correspond to the hardware design. This project is configured as a library and is referenced by
   demo\_MSS\_CM3\_app and demo\_MSS\_CM3\_boot\_loader application projects.



# Appendix 6: Implementing Workaround to Access Fabric LSRAM after IAP/ISP Program Operation

The LSRAM write and read accesses are denied after implementing IAP or ISP program operation. The workaround for this problem is to apply System Reset after IAP or ISP program operation.

#### **Changes Required in Libero Design**

#### **Option 1: Creating SmartDesign**

The following steps describe how to apply System Reset:

- 1. Choose File > New > SmartDesign.
- 2. Enter Name as Dev\_Restart\_after\_ISP\_blk in the Create New SmartDesign window.
- 3. Navigate to Libero Catalog to open Tamper Macro.
  - a. Drag-and-drop the Tamper Macro available in Libero Catalog to the Dev\_Restart\_after\_ISP\_blk SmartDesign canvas., as shown in Figure 24.



Figure 24 • Tamper Macro

- b. Select the Enable RESET Function check box in the Configuring Tamper 2\_0 window.
- c. Click OK. The System Reset is enabled.



Cor	onfiguration
	Enable LOCKDOWN_ALL Function
	Enable DISABLE_ALL_IOS Function
	Enable RESET Function
	Zeroization
	Enable ZEROIZE Function
	Configuration Like New -
	Clk Frequency Error Detection
	Enable CLK Frequency Error Detection
	Tolerance 25% -
	Digest check on power up
	FABRIC digest check on power Up
	ENVM_0 digest check on power Up
	ENVM_1 digest check on power Up



Figure 26 shows the TAMPER2\_0 macro after configuration.

	TAMPER2_0
RESET N	JTAG ACTIVE
	LOCK TAMPER DETECT
	MESH_SHORT_ERROR
	DETECT_ATTEMPT
	DETECT_FAIL
	DIGEST_ERROR
	SC_ROM_DIGEST_ERROR
	TAMPER_CHANGE_STROBE
	DETECT_CATEGORY[3:0]
	🧊 🦓

Figure 26 • Tamper Macro



- 4. Instantiate the **FSM Module** provided in the design files. This FSM Logic performs 3 consecutive address writes to the Two-Port Large SRAM with the known data pattern and then reads back data from those 3 consecutive address locations to compare. If the read back data pattern does NOT match with the written data pattern, then the FSM asserts the RESET\_N input to Tamper Macro, which in turn causes a System Reset. If the read back data pattern matches with the written data pattern, then the FSM does not do anything. Follow the steps to add the FSM logic to the PCIe IAP design,
  - a. Choose File > Import > HDL Source Files.
  - b. Browse to the following **Ram\_interface.v** file location in the design files folder. <download\_folder>\sf2\_isp\_using\_uart\_interface\_demo\_df\Source\_files
  - c. Click the **Dev\_Restart\_after\_ISP\_blk** tab and drag-and-drop the **Ram\_interface** component from the **Design Hierarchy** to the **Dev\_Restart\_after\_ISP\_blk SmartDesign canvas**. Figure 27 shows the **Ram\_interface** component.





Upon completion of IAP programming, the system controller asserts POWER\_ON\_RESET\_n to FPGA fabric. This triggers the RESETn signal and initiates the state machine in the FSM module.

 Drag-and-drop the Two-Port Large SRAM (TPSRAM) available in the Libero Catalog to the Dev\_Restart\_after\_ISP\_blk SmartDesign canvas. Configure the TPSRAM with the following settings:

- Write Port

- Depth: 64
- Width: 8
- Read Port
- Depth: 64
- Width: 8
- Select Check REN check box



Optimized for	High Speed	C Low Power	Initialize RAM for Simulation	Customize RA	4 Content
Write Port		WD [7	01		
Depth: 64			0]		
Width: 8			.1	•	
Single Clock					
CLK 📑			[7:0] RD	] —/>	
Read Port		REN	Pipeline		
Depth: 64	—/- <b>→</b>	RADDR [5:	0]		
Width: 8	-	RD_EN			
Ū		RD_SRST_N			
		ARST_N			

Figure 28 • Two-Port SRAM Configurator Window



In-System Programming Using UART Interface







Note: This workaround is applicable for v11.6 software release or later, and must be implemented in the Libero design, which is used to generate the .spi programming file. Older versions of Libero might prune Tamper Macro during Synthesis. To avoid pruning, one of the recommended options is to promote the DETECT\_ATTEMPT signal of Tamper Macro to the top-level.



#### **Option 2: Importing the .cxf file to Libero Project**

Another option to implement this workaround is to import the .cxf file for SmartDesign Dev\_Restart\_after\_ISP\_blk. This .cxf file is provided with the design files and it has all the component instantiations and connections mentioned in "Option 1: Creating SmartDesign" on page 30 from step 1 to 6.

The following steps describe how to import .cxf file to Libero project:

- 1. Choose File > Import > Others.
- 2. Browse to the following **Dev\_Restart\_after\_ISP\_blk.cxf** file location in the design files folder. <download\_folder>\sf2\_isp\_using\_uart\_interface\_demo\_df\host\_tool\_and\_samples\LSRAM\_Wo rkaround\component\work\Dev\_Restart\_after\_ISP\_blk
- 3. Browse to the following **Ram\_interface.v** file location in the design files folder. <download\_folder>\sf2\_isp\_using\_uart\_interface\_demo\_df\Source\_files
- 4. Repeat Step 7 and Step 8 to instantiate Dev\_Restart\_after\_ISP\_blk in demo\_top SmartDesign.



# List of Changes

3

The following table shows important changes made in this document for each revision.

Date	Changes		
Revision 7 (October, 2015)	Updated the design files for Libero v11.6 software release (SAR 72612).	NA	
Revision 6 (June, 2015)	Updated the design files for Libero v11.5 software release (SAR 68427) and (SAR 68139).	NA	
Revision 5 (March, 2015)	Updated the document for Libero v11.5 software release (SAR 65132).	NA	
Revision 4 (August 2014)	Updated the document for Libero v11.4 software release (SAR 59742).	NA	
Revision 3 (May 2014)	Updated the document for Libero v11.3 software release (SAR 56619).	NA	
Revision 2 (December 2013)	Updated "Description" section (SAR 53451).	7	
Revision 1 (December 2013)	Updated the document for Libero v11.2 software release (SAR 52962).	NA	
Revision 0 (July 2013)	Initial release	NA	



# **Product Support**

Microsemi SoC Products Group backs its products with various support services, including Customer Service, Customer Technical Support Center, a website, electronic mail, and worldwide sales offices. This appendix contains information about contacting Microsemi SoC Products Group and using these support services.

## **Customer Service**

Contact Customer Service for non-technical product support, such as product pricing, product upgrades, update information, order status, and authorization.

From North America, call 800.262.1060 From the rest of the world, call 650.318.4460 Fax, from anywhere in the world, 408.643.6913

## **Customer Technical Support Center**

Microsemi SoC Products Group staffs its Customer Technical Support Center with highly skilled engineers who can help answer your hardware, software, and design questions about Microsemi SoC Products. The Customer Technical Support Center spends a great deal of time creating application notes, answers to common design cycle questions, documentation of known issues, and various FAQs. So, before you contact us, please visit our online resources. It is very likely we have already answered your questions.

## **Technical Support**

For Microsemi SoC Products Support, visit http://www.microsemi.com/products/fpga-soc/design-support/fpga-soc-support

## Website

You can browse a variety of technical and non-technical information on the SoC home page, at http://www.microsemi.com/products/fpga-soc/fpga-and-soc.

## **Contacting the Customer Technical Support Center**

Highly skilled engineers staff the Technical Support Center. The Technical Support Center can be contacted by email or through the Microsemi SoC Products Group website.

### Email

You can communicate your technical questions to our email address and receive answers back by email, fax, or phone. Also, if you have design problems, you can email your design files to receive assistance. We constantly monitor the email account throughout the day. When sending your request to us, please be sure to include your full name, company name, and your contact information for efficient processing of your request.

The technical support email address is soc\_tech@microsemi.com.



#### My Cases

Microsemi SoC Products Group customers may submit and track technical cases online by going to My Cases.

#### Outside the U.S.

Customers needing assistance outside the US time zones can either contact technical support via email (soc\_tech@microsemi.com) or contact a local sales office. Visit About Us for sales office listings and corporate contacts.

## **ITAR Technical Support**

For technical support on RH and RT FPGAs that are regulated by International Traffic in Arms Regulations (ITAR), contact us via soc\_tech@microsemi.com. Alternatively, within My Cases, select **Yes** in the ITAR drop-down list. For a complete list of ITAR-regulated Microsemi FPGAs, visit the ITAR web page.



Microsemi Corporate Headquarters One Enterprise, Aliso Viejo, CA 92656 USA

Within the USA: +1 (800) 713-4113 Outside the USA: +1 (949) 380-6100 Sales: +1 (949) 380-6136 Fax: +1 (949) 215-4996

E-mail: sales.support@microsemi.com

© 2015 Microsemi Corporation. All rights reserved. Microsemi and the Microsemi logo are trademarks of Microsemi Corporation. All other trademarks and service marks are the property of their respective owners.

Microsemi Corporation (Nasdaq: MSCC) offers a comprehensive portfolio of semiconductor and system solutions for communications, defense & security, aerospace and industrial markets.Products include high-performance and radiation-hardened analog mixed-signal integrated circuits, FPGAs, SoCs and ASICs; power management products; timing and synchronization devices and precise time solutions, setting the world's standard for time; voice processing devices; RF solutions; discrete components; security technologies and scalable anti-tamper products; Ethernet solutions; Power-over-Ethernet ICs and midspans; as well as custom design capabilities and services. Microsemi is headquartered in Aliso Viejo, Calif., and has approximately 3,600 employees globally. Learn more at www.microsemi.com.

Microsemi makes no warranty, representation, or guarantee regarding the information contained herein or the suitability of its products and services for any particular purpose, nor does Microsemi assume any liability whatsoever arising out of the application or use of any product or circuit. The products sold hereunder and any other products sold by Microsemi have been subject to limited testing and should not be used in conjunction with mission-critical equipment or applications. Any performance specifications are believed to be reliable but are not verified, and Buyer must conduct and complete all performance and other testing of the products, alone and together with, or installed in, any end-products. Buyer shall not rely on any data and performance specifications or parameters provided by Microsemi. It is the Buyer's responsibility to independently determine suitability of any products and to test and verify the same. The information provided by Microsemi hereunder is provided "as is, where is" and with all faults, and the entire risk associated with such information is entirely with the Buyer. Microsemi does not grant, explicitly or implicitly, to any party any patent rights, licenses, or any other IP rights, whether with regard to such information itself or anything described by such information. Information provided in this document is proprietary to Microsemi, and Microsemi reserves the right to make any changes to the information in this document or to any products and services at any time without notice.