IGLOO2 FPGA PCIe Control Plane with Device Serial Number - Libero SoC v11.6

DG0532 Demo Guide



October 2015





Revision History

Date	Revision	Change
09 October, 2015	5	Fifth release
23 January, 2014	4	Fourth release
07 August, 2014	3	Third release
30 July, 2014	2	Second release
3 June, 2014	1	First release

Confidentiality Status

This is a non-confidential document.



Table of Contents

Pr	eface	_
	About this document	
	Intended Audience	
	References	
	Microsemi Publications	
IG	LOO2 FPGA PCIe Control Plane with Device Serial Number Demo	5
	Introduction	5
	Design Requirements	6
	Demo Design	6
	Introduction	
	Features	
	Description	
	Board Setup	
	Programming the IGLOO2 Board	
	Connecting the Evaluation Kit Board to the Host PC	13
	Running the Demo Design	14
	Running the Demo Design on Windows	15
	Running the Demo Design on Linux	
	Conclusion	ა
An	pendix 1: IGLOO2 Evaluation Kit Board	30
, ,b	portality in 1929 92 2 variation with 3 said 11. The said	
Αp	pendix 2: IGLOO2 Evaluation Kit Board Setup for Laptop	. 40
Α	List of Changes	. 43
В	Product Support	. 44
	Customer Service	44
	Customer Technical Support Center	44
	Technical Support	44
	Website	44
	Contacting the Customer Technical Support Center	44
	Email	44
	My Cases Outside the U.S.	
	ITAR Technical Support	
	11/AN 1501111001 QUDDUIL	4



Preface

About this document

This demo guide is for IGLOO[®]2 field programmable gate array (FPGA) devices. It provides instructions on how to use the corresponding reference design.

Intended Audience

The following designers use the IGLOO2 devices:

- FPGA designers
- System-level designers

References

Microsemi Publications

- UG0447: IGLOO2 and SmartFusion2 High Speed Serial Interfaces User Guide
- U0509: Implementing PCIe Control Plane Design in IGLOO2 FPGA Tutorial
- UG0450: SmartFusion2 SoC FPGA and IGL002 FPGA System Controller User Guide

For a complete and up-to-date listing of IGLOO2 device documentation, refer to the following web page: http://www.microsemi.com/products/fpga-soc/fpga/igloo2-fpga





IGLOO2 FPGA PCIe Control Plane with Device Serial Number Demo

Introduction

The IGLOO2 FPGA devices integrate a fourth-generation flash-based FPGA fabric and high-performance communication interfaces on a single chip. The IGLOO2 high-speed serial interface (SERDES) provides a fully integrated peripheral component interface express (PCI®e) endpoint (EP) implementation and is compliant with the PCIe Base Specification Revision 2.0 and 1.1. Refer to the UG0447: IGLOO2 and SmartFusion2 High Speed Serial Interfaces User Guide for more information.

This demo shows how the embedded PCIe feature of the IGLOO2 FPGA devices can be used as a low bandwidth control plane interface. It also demonstrates device serial number (DSN) feature embedded in the IGLOO2 device. A sample design is provided to access IGLOO2 PCIe EP from host PC. It runs on both windows and RedHat Linux operating systems (OS). A GUI installer, host PC drivers for Windows OS and a Linux PCIe application for Linux OS are provided for reading and writing to the IGLOO2 PCIe configuration and memory space.

Figure 1 shows the top-level block diagram of the PCle control plane demo. The demo design uses an IGLOO2 PCle interface with a link width of x1 lane to interface with a host PC PCle Gen2 slot. The CoreGPIO IP controls the LEDs and switches on the IGLOO2 Evaluation Kit board through the PCle interface. The host PC can read and write to the IGLOO2 large SRAM (LSRAM), and can also be interrupted by using the push button on the IGLOO2 Evaluation Kit board. It can read the 128-bit DSN system service.




Figure 1 • PCle Control Plane Demo Top-Level Block Diagram



Design Requirements

Table 1 • Design Requirements

Design Requirements	Description		
Hardware Requirements			
IGLOO2 Evaluation Kit	Rev D or later		
12 V adapter			
FlashPro4 programmer			
USB A to Mini-B cable			
Host PC or Laptop with an available PCle 2.0 Gen 1 or Gen 2 compliant slot	64-bit Windows 7 OS or 64-bit Red Hat Linux OS (Kernel Version: 2.6.18-308)		
Express Card slot and PCIe Express card adapter (for Laptop only)	-		
Software Requirements			
Libero® System-on-Chip (SoC) for viewing the design files	v11.6		
FlashPro Programming Software	v11.6		
Host PC Drivers (provided along with the design files)	-		
GUI executable (provided along with the design files)	-		
Note: The PCIe Express card adapter is not supplied with the IGLOO2 Evaluation Kit.			

Demo Design

Introduction

The design files for this demo can be downloaded from the Microsemi[®] website: http://soc.microsemi.com/download/rsc/?f=m2gl_dg0532_liberov11p6_df

Design files include:

- 1. Libero project
- 2. Programming files
- 3. Host PC drivers for Windows OS
- 4. Host PC drivers and PCle application for Linux OS
- 5. Source files
- 6. Readme.txt file



Figure 2 shows the top-level structure of the design files. For more information, refer to the readme.txt file.



Figure 2 • Demo Design Files Top-Level Structure

Features

The demo design performs the following tasks:

- Displays PCIe link enable/disable, negotiated link width, and the link speed
- Controls the status of light emitting diodes (LEDs) on the IGLOO2 Evaluation Kit board
- Displays the position of dual in-line package (DIP) switches on IGLOO2 Evaluation Kit board
- Enables read and write to LSRAM
- Accepts and displays interrupts from the push button on the IGLOO2 Evaluation Kit board
- Shows the IGLOO2 PCIe configuration space
- Reads DSN





Description

The demo design accesses the IGLOO2 PCIe EP from the host PC. Figure 3 shows a detailed block diagram of the design implementation.




Figure 3 • PCIe Control Plane Block Diagram

The PCIe EP device receives commands from the host PC via GUI or Linux PCIe application and performs corresponding memory writes to the IGLOO2 fabric address space.

The SERDES_IF_0 is configured for a PCIe 2.0, x1 link width with GEN2 speed. The PCIe interface to the fabric uses an advanced microcontroller bus architecture (AMBA®) high-performance bus (AHB). The AHB master interface of SERDESIF is enabled and connected to the slaves CoreAHBLSRAM and CoreGPIO using the CoreAHBLite, CoreAHBTOAPB, and CoreAPB3 bus interfaces.

SERDES_IF_0 is initialized by high performance memory subsystem (HPMS), which is configured by the System Builder.

The CoreSysServices Soft IP provides a user interface and AHB-Lite master interface to access the DSN System Service. This System Service fetches the 128-bit DSN. The DSN is unique to every device that is set during manufacturing. A simple Verilog logic is implemented to read the DSN using CoreSysServices IP and write the same to LSRAM.

Refer to the *UG0450*: SmartFusion2 SoC FPGA and IGLO02 FPGA System Controller User Guide for more information on System Services.

The advanced extensible Interface (AXI) master windows of the SERDESIF PCIe provide address translation for accessing one address space from another address space as the PCIe address is different from the IGLOO2 AHB bus matrix address space. The AXI master window 0 is enabled and configured to translate the BAR0 memory address space to the CoreGPIO address space to control the LEDs and DIP switches.

The AXI master window 1 is enabled and configured to translate the BAR1 memory address space to the CoreAHBLSRAM address space to perform read and write from PCIe. The IGLOO2 PCIe BAR0 and BAR1 are configured in 32-bit mode.



CoreGPIO is enabled and configured as below:

- GPIO_OUT [8] connected to user logic to read the DSN
- GPIO_OUT [7:0] connected LEDs
- GPIO_IN[4] indicates that the device serial number is available in LSRAM to display
- GPIO_IN [3:0] connected to DIP switches

The PCIe interrupt line is connected to the **SW4** on the IGLOO2 Evaluation Kit board. The FPGA clocks are configured to run the FPGA fabric at 50 MHz and HPMS at 100 MHz.

Simulating the Design

The design supports the BFM_PCIe simulation level to communicate with the SERDESIF block via the master AXI bus interface. Although, no serial communication uses the SERDESIF block, this scenario allows to validate the fabric interface connections. The <code>SERDESIF_O_user.bfm</code> file under the <code><Libero project>/simulation</code> folder contains the BFM commands to verify the read or write access to CoreGPIO and CoreAHBLSRAM.

BFM commands added in the SERDESIF_O_user.bfm file do the following:

- Write to GPIO_OUT[7:0]
- · Write to LSRAM
- Read-check from LSRAM

To run the simulation, double-click **Simulate** under **Verify Pre-Synthesized Design** in the **Design Flow** window of Libero project. ModelSim[®] runs the design for about **200 us**. The **ModelSim transcript** window displays the BFM commands and the BFM simulation completed with no errors, as shown in Figure 4.




Figure 4 • SERDES BFM Simulation



Figure 5 shows the waveform window with GPIO_OUT signals.




Figure 5 • Simulation Result with GPIO_OUT Signals

Setting Up the Demo Design

The following steps describe how to setup the demo:

- Connect the FlashPro4 programmer to the J5 connector of the IGLOO2 FPGA Evaluation Kit board.
- 2. Connect the jumpers on the IGLOO2 FPGA Evaluation Kit board as shown in Table 2. **CAUTION:** Switch **OFF** the power supply switch **SW7** while connecting the jumpers.

Table 2 • IGLOO2 FPGA Evaluation Kit Jumper Settings

Jump	oer 🗼	Pin (from)	Pin (to)	Comments
J22		1	2	Default
J23		1	2	Default
J24		1	2	Default
J8		1	2	Default
J3		1	2	Default

3. Connect the power supply to the J6 connector.

Board Setup

Snapshots of the IGLOO2 Evaluation Kit board with the complete set up is given in the "Appendix 1: IGLOO2 Evaluation Kit Board" on page 39.



Programming the IGLOO2 Board

- Download the demo design from: http://soc.microsemi.com/download/rsc/?f=m2gl_dg0532_liberov11p6_df
- 2. Switch **ON** the **SW7** power supply switch.
- 3. Launch the FlashPro software.
- 4. Click New Project.
- 5. In the **New Project** window, type the project name as PCle_Control_Plane.




Figure 6 • FlashPro New Project

- 6. Click Browse and navigate to the location where you want to save the project.
- 7. Select Single device as the Programming mode.
- 8. Click OK to save the project.
- 9. Click Configure Device on the FlashPro GUI.
- 10. Click **Browse** and navigate to the location where the PCIe_Demo_top.stp file is located and select the file. The default location is:
 - <download_folder>\W2GL_PCIE_Control_Plane_DSN_DF\programming_file\.



11. Click **Open**. The required programming file is selected and is ready to be programmed in the device.




Figure 7 • FlashPro Project Configured



12. Click **PROGRAM** to start programming the device. Wait until a message appears indicating that the **PROGRAM PASSED**.




Figure 8 • FlashPro Program Passed

Connecting the Evaluation Kit Board to the Host PC

The following steps describe how to connect the IGLOO2 evaluation kit board to the host PC:

- After successful programming, power OFF the IGLOO2 Evaluation Kit board and shut down the host PC.
- 2. Use the following steps to connect the **CON1–PCle Edge Connector** either to a host PC or laptop:
 - a. Connect the **CON1–PCIe Edge Connector** to host PC PCIe Gen2 slot or Gen1 slot as applicable. This demo guide is designed to run in any PCIe Gen2 compliant slot. If the host PC does not support the Gen2 compliant slot, the design switches to Gen1 mode.
 - b. Connect the **CON1–PCle Edge Connector** to the laptop PCle slot using the express card adapter. If you are using a laptop, the express card adapters typically support only Gen1 and the design works on Gen1 mode.

Note: Host PC or laptop should be powered **OFF** while inserting the PCle Edge Connector. If the system is not powered **OFF**, the PCle device detection and selection of Gen1 or Gen2 do not occur properly. It is recommended that the host PC or laptop must be powered OFF during the PCle card insertion.



3. Figure 9 shows the board setup for the host PC in which IGLOO2 Evaluation Kit board is connected to the host PC PCIe slot. To connect the IGLOO2 Evaluation Kit board to the laptop using Express card adapter, refer to the "Appendix 2: IGLOO2 Evaluation Kit Board Setup for Laptop" on page 40.



Figure 9 • IGLOO2 Evaluation Kit Setup for Host PC

Running the Demo Design

This demo can run on both Windows and RedHat Linux OS.

- To run the demo on Windows OS GUI, Jungo drivers are provided. Refer to "Running the Demo Design on Windows" section on page 15.
- To run the demo on Linux OS, native RedHat Linux drivers and command line scripts are provided. Refer to "Running the Demo Design on Linux" section on page 27



Running the Demo Design on Windows

The following steps describe how to run the demo design on Windows:

- 1. Switch **ON** the **SW7** power supply switch.
- Power ON the host PC and open the host PC Device Manager for PCle device, as shown in Figure 10. If the PCle device is not detected, power cycle the IGLOO2 Evaluation Kit board and click scan for hardware changes in Device Manager.




Figure 10 • Device Manager

Note: If the device is still not detected, check whether or not the basic input/output system (BIOS) version in host PC is the latest, and if PCIe is enabled in the host PC BIOS.

If the host PC has any other installed drivers (previous versions of Jungo drivers) for the IGLOO2 PCIe device, uninstall them. To uninstall previous versions of Jungo drivers follow steps a and b.





a. To uninstall previous Jungo drivers, go to Device Manager and right-click **DEVICE** and click **Uninstall**, as shown in Figure 11.




Figure 11 • Device Uninstall

b. The DEVICE Uninstall window is displayed, as shown in Figure 12. Check Delete the driver software for this device check box. After uninstalling the previous Jungo drivers, ensure that the PCIe device is detected in the Device Manager window, as shown in Figure 10 on page 15.




Figure 12 • Confirm Device Uninstall



Drivers Installation

The PCIe demo uses a driver framework provided by Jungo WinDriverPro.

To install the PCIe drivers on the host PC for IGLOO2 Evaluation Kit, use the following steps:

- Extract the PCIe_Demo.rar to C:\ drive. The PCIe_Demo.rar is located in the provided design files:
 - M2GL_PCIE_Control_Plane_DSN_DF\Windows_64bit\Drivers\PCIe_Demo.rar

Note: Installing these drivers require Host PC administration rights.

- 2. Run the batch file C:\PCIe_Demo\DriverInstall\Jungo_KP_install.bat
- 3. Click Install, if the window is displayed as shown in Figure 13.



Figure 13 • Jungo Driver Installation

Note: If the installation is not in progress, right-click on the command prompt and select **Run as** administrator. Run the batch file **C:\PCIe_Demo\DriverInstall\Jungo_KP_install.bat** from command prompt.

4. Click Install this driver software anyway, if the window appears as shown in Figure 14.




Figure 14 • Windows Security



PCIe Demo GUI Installation

IGLOO2 PCIe demo GUI is a simple GUI that runs on the host PC to communicate with the IGLOO2 PCIe EP device. The GUI provides the PCIe link status, driver information, and demo controls. The GUI invokes the PCIe driver installed on the host PC and provides commands to the driver according to the user selection.

Use the following steps to install the GUI:

- Download and extract the PCle_Demo_GUI_Installer.rar from the provided PCle Demo GUI Installer.
- 2. Double-click **setup.exe** in the provided GUI installation (*PCIe_Demo_GUI_Installer\setup.exe*). Apply default options as shown in Figure 15.




Figure 15 • GUI Installation



3. Click **Next** to complete the installation. After successful installation, the following window is displayed:




Figure 16 • Sucessful GUI Installation

4. Restart the host PC.



Running the PCIe GUI

The following steps describe how to run the PCIe GUI:

 Check the host PC Device Manager for the drivers. If the device is not detected, power-cycle the IGLOO2 Evaluation Kit board and click scan for hardware changes in Device Manager window. Ensure that the board is switched ON.




Figure 17 • Device Manager - PCle Device Detection

Note: If a warning symbol is displayed on the **DEVICE** or **WinDriver** icons in the **Device Manager**, uninstall them and start from step1 of "Drivers Installation" on page 17.



2. Invoke the GUI from ALL Programs > PCleDemo > PCle Demo GUI. The GUI is displayed, as shown in Figure 18.




Figure 18 • PCle Demo GUI



Click Connect at the top-right corner of the GUI. Figure 19 shows the messages displayed on the GUI.



Figure 19 • Version Information

Note: If the host PC does not support GEN2 slot, then this design runs at GEN1 speed.



4. Clicking **Demo Controls** in the GUI displays the LEDs options and DIP switch status, as shown in Figure 20.




Figure 20 • Demo Controls

- 5. Click LEDs on GUI to ON/OFF the LEDs on the IGLOO2 Evaluation Kit board.
- 6. Click Start LED ON/OFF Walk to blink the LEDs on IGLOO2 Evaluation Kit board.
- 7. Click Stop LED ON/OFF Walk to stop the LEDs blinking.
- 8. Change the DIP switch positions on the IGLOO2 Evaluation Kit board (**SW5**) and observe the similar position of switches in **GUI SWITCH MODULE**.
- 9. Click Enable Interrupt Session to enable the PCIe interrupt.



10. Press **SW4** on the IGLOO2 Evaluation Kit board and observe the interrupt count on the **Interrupt Counter** field in GUI, as shown in Figure 21.




Figure 21 • Interrupt Counter

11. Click Clear/Disable Interrupts to clear and disable the PCIe interrupts.



12. Click **Config Space** to read details about the PCle configuration space. Figure 22 shows the PCle configuration space.




Figure 22 • Configuration Space



- 13. Click **PCIe R/W** to perform read and writes to LSRAM memory through **BAR1** space. Figure 23 shows the PCIe R/W window. Enter **Address** between 0x0000 to 0x7FFC.
- 14. Enter Data. The data field accepts a 32-bit hexadecimal value.



Figure 23 • Perform Read and Write to LSRAM Using PCle



15. Click Security tab and click Read to read the DSN. Figure 24 shows the Device Serial Number.




Figure 24 • Reading Device Serial Number

16. Click Exit to guit the demo.

Running the Demo Design on Linux

The following steps describe how to run the demo design on Linux:

- 1. Switch ON the power supply switch on the IGLOO2 Evaluation Kit board.
- 2. Switch ON the Red Hat Linux Host PC.
- 3. Red Hat Linux Kernel detects the IGLOO2 PCIe end point as Actel Device.
- 4. On Linux Command Prompt Use lspci command to display the PCIe info.
 - # lspci






Figure 25 • PCIe Device Detection

Drivers Installation

Enter the following commands in the Linux command prompt to install the PCIe drivers:

1. Create the igl2 directory under home/.

```
# mkdir /home/igl2
```

- 2. Bring the M2GL_PCIE_Control_Plane_DSN_DF/ design files folder under /home/igl2 directory, which contains the Linux PCIe device driver files and Linux PCIe application utility files.
- Copy the Linux PCle Device Driver file (PCle_Driver.zip) from M2GL_PCIE_Control_Plane_DSN_DF/ design files folder.

```
# cp -rf
/home/ig12/M2GL_PCIE_Control_Plane_DSN_DF/Linux_64bit/Drivers/PCIe_Driver.zip
/home/ig12
# unzip PCIe_Driver.zip
```

4. /home/ig/2 directory must contain PCIe_Driver/ inc/ folders.

Execute 1s command to display the contents of /home/igl2 directory.

ls

5. Change to inc/directory.

```
#cd /home/igl2/inc
```

6. Edit the board.h file for IGLOO2 Evaluation Kit.

```
#vi board.h
#define IGL2
#undef SF2
```

- 7. To save the selected file, perform [:wq]
- 8. To change the directory, use the following command:

```
#cd /home/igl2/PCIe_Driver
```

To compile the Linux PCIe device driver code, execute make command on Linux Command Prompt.

```
#make clean [To clean any *.o, *.ko files]
#make
```

10. The kernel module, pci_chr_drv_ctrlpln.ko creates in the same directory.



11. To insert the Linux PCIe device driver as a module, execute insmod command on Linux Command Prompt.

#insmod pci_chr_drv_ctrlpln.ko

Root Privileges are required to execute this command.




Figure 26 • Edit board.h File




Figure 27 • PCle Device Driver Installation

12. After successful Linux PCIe device driver installation, check /dev/MS_PCI_DEV got created by using the following Linux command:

#ls/dev/MS_PCI_DEV

Note: /dev/MS_PCI_DEV interface is used to access the IGLOO2 PCIe end point from Linux user space.

Linux PCIe Application Compilation and PCIe Control Plane Utility Creation

- 1. Change to /home/igl2 directory.
 - # cd /home/igl2
- 2. Copy the Linux PCle application utility file (PCIe_App.zip) from M2GL_PCIE_Control_Plane_DSN_DF/ design files folder.
 - $\begin{tabular}{ll} $\#$ cp -rf /home/igl2/M2GL_PCIE_Control_Plane_DSN_DF/Linux_64bit/UTIL/PCIe_App.zip /home/igl2 \end{tabular}$
 - # unzip PCIe_App.zip



- 3. //nome/ig/2 directory must contain $PCle_App$ / folder along with <code>led_blink.sh</code> and <code>pcie_config.sh</code> scripts. Execute <code>ls</code> command to display the contents in //nome/ig/2 directory.
 - # 18
- 4. Compile the Linux user space application pcie_appln_ctrlpln.c in /home/igl2/PCIe_App folder by using gcc command.
 - # cd /home/igl2/PCIe_App
 # gcc -o pcie_ctrlplane pcie_appln_ctrlpln.c

After successful compilation, Linux PCIe application utility pcie_ctrlplane creates in the same directory.

- 5. On Linux Command Prompt, run the pcie_ctrlplane utility as:
 - #./pcie_ctrlplane

Help menu displays as shown in Figure 28.




Figure 28 • Linux PCle Application Utility



Execution of Linux PCIe Control Plane Features

LED Control

LED1 to LED8 is controlled by writing data to IGLOO2 LED control registers.

#./pcie_ctrlplane 1 0x000000FF [LED OFF]
#./pcie_ctrlplane 1 0x00000000 [LED ON]




Figure 29 • Linux Command - LED Control

led_blink.sh, contains the shell script code to perform LED Walk ON where as Ctrl+C kills the shell script and LED Walk turns OFF.

#sh led_blink.sh

Run the led_blink.sh shell script using sh command.





SRAM Read/Write

32 KB SRAM is accessible for IGLOO2 Evaluation Kit.

- #./pcie_ctrlplane 2 1 0xFF00FF00 0x1000 [SRAM WRITE]
- #./pcie_ctrlplane 3 0 0x1000 [SRAM READ]




Figure 30 • Linux Command - SRAM Read/Write





DIP Switch Status

Dip switch on IGLOO2 Evaluation Kit board consists 4 electric switches to hold the device configurations. Linux PCIe utility reads the corresponding switches (ON/OFF) state.

#./pcie_ctrlplane 4 [DIP Switch Status]




Figure 31 • Linux Command - DIP Switch





PCIe Configuration Space Display

PCIe Configuration Space contains the PCIe device data such as Vendor ID, Device ID, and Base Address 0.

Note: Root privileges are required to execute this command.

#./pcie_ctrlplane 5 1 [Read PCIe Configuration Space]




Figure 32 • Linux Command - PCle Configuration Space Display



PCle Link Speed and Width

Root privileges are required to execute this command.

#./pcie_ctrlplane 5 2 [Read PCIe Link Speed and Link Width]




Figure 33 • Linux Command - PCle Link Speed and Width








Figure 34 • Linux Command - PCle Link Speed and Width





PCIe Interrupt Control (Enable/Disable) and Interrupt Counter

IGLOO2 Evaluation Kit enables/disables the MSI interrupts by writing data to its PCIe configuration space.

Interrupt counter holds the number of MSI interrupts got triggered by pressing the SW4 push button.

- #. /pcie_ctrlplane 6 0 [Disable Interrupts]
- #. /pcie_ctrlplane 6 1 [Enable Interrupts]
- #. /pcie_ctrlplane 7 [Interrupt Counter Value]




Figure 35 • Linux Command - PCle Interrupt Control

Read Device Serial Number

The IGLOO2 Evaluation Kit device serial number must be read by using the Linux PCIe application utility command.



#. /pcie_ctrlplane 8 [Read Device Serial Number]




Figure 36 • Linux Command - Read Device Serial Number

Conclusion

This demo describes how to access the PCIe EP and display the device serial number feature of IGLOO2 by implementing a low bandwidth control plane design with BFM simulation. This demo provides a GUI for easy control of PCIe EP device via Jungo drivers for windows platform and also provides a Linux PCIe application for easy control of PCIe EP device via the Linux PCIe Device Driver.





Appendix 1: IGLOO2 Evaluation Kit Board

Figure 1 shows IGLOO2 Evaluation Kit board.



Figure 1 • IGLOO2 Evaluation Kit Board



Appendix 2: IGLOO2 Evaluation Kit Board Setup for Laptop

Figure 1 shows how to line up the IGLOO2 Evaluation Kit PCIe connector with the adapter card slot.



Figure 1 • Lining up the IGLOO2 Evaluation Kit Board

Note: The Notch (highlighted in red) does not go into the adapter card.



Figure 2 shows IGLOO2 Evaluation Kit PCIe connector inserted into the PCIe adapter card slot.



Figure 2 • Inserting the IGLOO2 Evaluation Kit PCle Connector



Figure 3 shows the PCIe adapter card and the IGLOO2 Evaluation Kit connected to the laptop.




Figure 3 • IGLOO2 Evaluation Kit Connected to the Laptop



A – List of Changes

The following table shows the important changes made in this document for each revision.

Date	Changes	Page
Revision 5 (October 2015)	Updated the document for Libero v11.6 software release (SAR 71751)	
Revision 4 (January 2015)	Updated the document for Libero v11.5 software release (SAR 63924).	NA
Revision 3 (August 2014)	Updated the design files links.	NA
Revision 2 (July 2014)	Updated the document for Libero v11.4 software release (SAR 59586).	NA
Revision 1 (June 2014)	Initial release.	NA





B - Product Support

Microsemi SoC Products Group backs its products with various support services, including Customer Service, Customer Technical Support Center, a website, electronic mail, and worldwide sales offices. This appendix contains information about contacting Microsemi SoC Products Group and using these support services.

Customer Service

Contact Customer Service for non-technical product support, such as product pricing, product upgrades, update information, order status, and authorization.

From North America, call 800.262.1060 From the rest of the world, call 650.318.4460 Fax, from anywhere in the world, 408.643.6913

Customer Technical Support Center

Microsemi SoC Products Group staffs its Customer Technical Support Center with highly skilled engineers who can help answer your hardware, software, and design questions about Microsemi SoC Products. The Customer Technical Support Center spends a great deal of time creating application notes, answers to common design cycle questions, documentation of known issues, and various FAQs. So, before you contact us, please visit our online resources. It is very likely we have already answered your questions.

Technical Support

For Microsemi SoC Products Support, visit http://www.microsemi.com/products/fpga-soc/design-support/fpga-soc-support.

Website

You can browse a variety of technical and non-technical information on the Microsemi SoC Products Group home page, at http://www.microsemi.com/products/fpga-soc/fpga-and-soc.

Contacting the Customer Technical Support Center

Highly skilled engineers staff the Technical Support Center. The Technical Support Center can be contacted by email or through the Microsemi SoC Products Group website.

Email

You can communicate your technical questions to our email address and receive answers back by email, fax, or phone. Also, if you have design problems, you can email your design files to receive assistance. We constantly monitor the email account throughout the day. When sending your request to us, please be sure to include your full name, company name, and your contact information for efficient processing of your request.

The technical support email address is soc_tech@microsemi.com.



My Cases

Microsemi SoC Products Group customers may submit and track technical cases online by going to My Cases.

Outside the U.S.

Customers needing assistance outside the US time zones can either contact technical support via email (soc_tech@microsemi.com) or contact a local sales office. Visit About Us for sales office listings and corporate contacts.

ITAR Technical Support

For technical support on RH and RT FPGAs that are regulated by International Traffic in Arms Regulations (ITAR), contact us via soc_tech@microsemi.com. Alternatively, within My Cases, select **Yes** in the ITAR drop-down list. For a complete list of ITAR-regulated Microsemi FPGAs, visit the ITAR web page.







Microsemi Corporate Headquarters
One Enterprise, Aliso Viejo,
CA 92656 USA

Within the USA: +1 (800) 713-4113 Outside the USA: +1 (949) 380-6100 Sales: +1 (949) 380-6136 Fax: +1 (949) 215-4996

E-mail: sales.support@microsemi.com

© 2015 Microsemi Corporation. All rights reserved. Microsemi and the Microsemi logo are trademarks of Microsemi Corporation. All other trademarks and service marks are the property of their respective owners.

Microsemi Corporation (Nasdaq: MSCC) offers a comprehensive portfolio of semiconductor and system solutions for communications, defense & security, aerospace and industrial markets. Products include high-performance and radiation-hardened analog mixed-signal integrated circuits, FPGAs, SoCs and ASICs; power management products; timing and synchronization devices and precise time solutions, setting the world's standard for time; voice processing devices; RF solutions; discrete components; security technologies and scalable anti-tamper products; Ethernet Solutions; Power-over-Ethernet ICs and midspans; as well as custom design capabilities and services. Microsemi is headquartered in Aliso Viejo, Calif., and has approximately 3,600 employees globally. Learn more at www.microsemi.com.

Microsemi makes no warranty, representation, or guarantee regarding the information contained herein or the suitability of its products and services for any particular purpose, nor does Microsemi assume any liability whatsoever arising out of the application or use of any product or circuit. The products sold hereunder and any other products sold by Microsemi have been subject to limited testing and should not be used in conjunction with mission-critical equipment or applications. Any performance specifications are believed to be reliable but are not verified, and Buyer must conduct and complete all performance and other testing of the products, alone and together with, or installed in, any end-products. Buyer shall not rely on any data and performance specifications or parameters provided by Microsemi. It is the Buyer's responsibility to independently determine suitability of any products and to test and verify the same. The information provided by Microsemi hereunder is provided "as is, where is" and with all faults, and the entire risk associated with such information is entirely with the Buyer. Microsemi does not grant, explicitly or implicitly, to any party any patent rights, licenses, or any other IP rights, whether with regard to such information itself or anything described by such information. Information provided in this document is proprietary to Microsemi, and Microsemi reserves the right to make any changes to the information in this document or to any products and services at any time without notice.