

## Description


The ZL38052 is part of Microsemi's Timberwolf audio processor family of products. These devices feature Microsemi's innovative *AcuEdge* acoustic technology, which is a set of highly-complex and integrated algorithms. The Microsemi *AcuEdge* Technology ZL38052 is designed to provide leading edge far field microphone processing with advanced features targeted for IP and security cameras with high definition (HD) 2-way hands-free voice.

The Microsemi *AcuEdge* Technology license-free, royalty-free intelligent audio Firmware provides Beamforming, Sound Location Estimation, Acoustic Echo Cancellation (AEC), Noise Reduction and a variety of other voice enhancements to improve both the intelligibility and subjective quality of voice in harsh environments. The ZL38052 also incorporates a sound classification feature allowing the system to recognize smoke detector alarms (T3), carbon monoxide detector alarms (T4) and glass break detection.

Microsemi offers additional tools to speed up the product development cycle. The *MiTuner™* ZLS38508 or ZLS38508LITE GUI software packages allow a user to interactively configure the ZL38052 device. The optional *MiTuner* ZLE38470BADA Automatic Tuning Kit provides automatic tuning and easy control for manual fine tuning adjustments.

## Applications

- IP Cameras
- Security Cameras



**Typical IP Security Camera Application**

Document ID# 154764

Version 1

April 2016

### Ordering Information

Device OPN	Package	Packing
ZL38052LDF1	64-pin QFN (9x9)	Tape & Reel
ZL38052LDG1	64-pin QFN (9x9)	Tray
ZL38052UGB2	56-ball WLCSP (3.1x3.1)	Tape & Reel

*These packages meet RoHS 2 Directive 2011/65/EU of the European Council to minimize the environmental impact of electrical equipment.*

## Microsemi *AcuEdge* Technology ZLS38052 Firmware

There are two Firmware images that may be selected to provide the desired operating mode. Firmware images can be swapped during normal operation to switch modes dynamically. Firmware image size varies with firmware load.

### ZLS38052.0 (Full Duplex Communication)

- Far Field Microphone Processing
- Microphone Beamforming
- Sound Location Estimation
- Full Narrowband and Wideband Acoustic Echo cancellation operation
  - Supports long tail AEC (up to 256 ms)
  - Non-Linear AEC provides higher tolerance for speaker distortions
- Howling detection/cancellation
  - Prevents oscillation in AEC audio path
- Advanced noise reduction reduces background noise from the near-end speech signal using Psychoacoustic techniques
- Various encoding/decoding options: 16-bit linear, G.722, G.711 A/μlaw
- Send and receive path equalizers

### ZLS38052.2 (Glass Break and Energy Detectors)

- Detects T3 (Temporal smoke alarm) signals
- Detects T4 (Temporal carbon monoxide alarm) signals
- Detects the sound of breaking glass
- Programmable Energy Detector

## ZL38052 Hardware Features

- DSP with Voice Hardware Accelerators

- 2 digital microphone interfaces allowing sampling of up to 4 digital Microphones
- 2 independent headphone drivers
  - Dual 16-bit digital-to-analog converters (DACs)
  - 16 ohms single-ended or differential drive capability
  - 32 mW output drive power into 16 ohms
- 2 Time-Division Multiplexing (TDM) buses
  - The ports can be configured for Inter-IC Sound (I<sup>2</sup>S) or Pulse-Code Modulation (PCM) operation
  - PCM operation supports PCM and GCI timing, I<sup>2</sup>S operation supports I<sup>2</sup>S and left justified timing
  - Each port can be a clock master or a slave
  - Each port supports up to four bi-directional streams when configured in PCM mode or two bi-directional streams when configured for I<sup>2</sup>S mode at data rates from 128 kb/s to 8 Mb/s
- 2 Serial Peripheral Interface (SPI) ports
  - The SPI Slave port is recommended as the main communication port with a host processor. The port provides the fastest means to Host Boot and configures the device's firmware and configuration record\*.
  - The Master SPI port is used to Auto Boot and load the device's firmware and configuration record from external Flash memory
- Inter-Integrated Circuit (I<sup>2</sup>C) Port (pins shared with SPI Slave Port)
  - The I<sup>2</sup>C port can be used as the main communication port with a host processor, and can be used to Host Boot and configure the device's firmware and configuration record
- General purpose Universal Asynchronous Receiver/Transmitter (UART) port for debug
  - The UART port can be used as a debug tool and is used for tuning purposes
- 14 General Purpose Input/Output (GPIO) pins(full operation with Full Duplex Communication Firmware, limited operation with Alarm, Glass Break And Energy Detector Firmware)
  - GPIO ports can be used for interrupt and event reporting, fixed function control, bootstrap

options, as well as being used for general purpose I/O for communication and controlling external devices

### **The *MiTuner*™ Automatic Tuning Kit and ZLS38508 MiTuner GUI**

Microsemi's Automatic Tuning Kit option includes:

- Audio Interface Box hardware
- Microphone and Speaker
- ZLS38508 *MiTuner* GUI software
  - Allows tuning of Microsemi's *AcuEdge* Technology Audio Processor

The ZLS38508 software features:

- Auto Tuning and Subjective Tuning support
- Allows tuning of key parameters of the system design
- Provides visual representations of the audio paths with drop-down menus to program parameters, allowing:
  - Control of the audio routing configuration
  - Programming of key blocks in the transmit (Tx) and receive (Rx) audio paths
  - Setting analog and digital gains
- Configuration parameters allow users to “fine tune” the overall performance



### **Tools**

- ZLK38000 Evaluation Kit
- *MiTuner*™ ZLS38508 and ZLS38508LITE GUI
- *MiTuner*™ ZLE38470BADA Automatic Tuning Kit

## Device Block Diagram


The Microsemi *AcuEdge*™ Technology ZLS38052.0 Firmware offers a sophisticated audio compressor/limiter/expander (CLE) with adjustable attack and decay time. This feature along with Beamforming and advanced Noise Reduction allows for Far Field Microphone pick-up.

Beamforming can be performed with 2 or 3 microphones. The Beamformer uses the signals from multiple microphones to determine the direction of arrival of various sound sources. The beamformer accepts those sources that it determines are in the direction of interest and attenuates those that are deemed to be coming from other directions. By attenuating anything outside of the beam, the microphone pick-up of desired audio improves and the interfering sounds are reduced. The Beamformer's beam width, steering angle, and out-of-beam attenuation are programmable.

The Microsemi *AcuEdge* Technology ZLS38052.0 Firmware Sound Location feature reports the angle at which a sound arrives at the microphones. The Sound Locator can track an audio source with a +/-10 degree accuracy.

The majority of the signal processing (AEC, Equalization, Noise Reduction, Beamforming, CLE, etc.) runs in the Audio Processor Block at 16 kHz. Each of the audio inputs (Digital Mics, I<sup>2</sup>S/TDM) and outputs (DACs, I<sup>2</sup>S/TDM) can be routed amongst themselves or to the Audio Processor via a highly configurable Cross Point Switch.


The Microsemi *AcuEdge*™ Technology ZLS38052.2 Firmware offers advanced sound classification for Glass Break and Programmable Energy Detector. The sound classification requires only one microphone. It will detect T3 (temporal smoke alarm) and T4 (temporal carbon monoxide alarm) signals.



**ZL38052 IP Camera Audio Processor**

## Typical Application Block Diagram

The Microsemi *AcuEdge*™ Technology ZL38052 is a hardware platform designed to support advanced features such as far field microphone, sound locator, beamforming, acoustic echo canceller and noise reduction with the ZLS38052 Firmware pack for IP camera applications.




**IP Camera HD Voice 2-way Audio Application**

## ZLK38000 Evaluation Kit

The ZLK38000 Evaluation Kit includes all the hardware necessary to operate the ZLE38000 Evaluation Board. The Evaluation Board provides a flexible platform to evaluate a ZL38052 Timberwolf Audio Processor device with *AcuEdge™* Technology Firmware.


The ZLE38000 Evaluation Board provides a simple analog interface that can be connected to microphones and speakers to allow for subjective testing. The miniature size allows for easy mounting in an existing plastic enclosure.




**ZLE38000 Evaluation Board**


Firmware Code for the ZL38052 can be downloaded into the Evaluation Board using the ZLS38000 Firmware Loader software. The ZLE38000 Evaluation Board can then be controlled using the *MiTuner™* GUI Lite Software (ZLS38508LITE) or the full *MiTuner* GUI Software package (ZLS38508). Microsemi has developed automatic tuning capability into the full *MiTuner* GUI Software to further facilitate and shorten the design process. The ZLS38508 Software package consists of the *MiTuner* GUI Software and the Audio Interface Box (AIB) Evaluation Kit (ZLE38470BADA) hardware, together performing automatic tuning of the Timberwolf Audio Processor on the Evaluation Board or in a system design.

## Device Pinout (64-Pin QFN) – Top View





## Package Outline (64-Pin QFN)




**Device Pinout (56-Ball WLCSP) – Top View**


## Staggered Balls (56-Ball WLCSP) – Bottom View



**Package Outline (56-Ball WLCSP)**


Package :	Symbol	Common Dimensions (mm)
Body Size :	E	WLCSP
Row/Column Pitch :	X	3.05
Bump pitch (X) :	D	0.350
Total Thickness :	e	0.200
Die Thickness :	A	0.400
Bump Diameter (size) :	S	0.550 +/- 0.055
Stand Off :	A1	0.350 Ref.
Bump Width :	b	0.250
Package Edge Tolerance :	aaa	0.170 ~ 0.230
Die Flatness :	bbb	0.230 ~ 0.290
Coplanarity :	ccc	0.050
Bump Offset (Package) :	ddd	0.075
Bump Offset (Ball) :	eee	0.150
Bump Count :	n	0.050
Edge Ball Center to Center :	X	56
Center Pig To Adjacent Center Of Ball :	E1	2.600
	F1	2.600
	ST	0.100
	SD	0.175



## Pin Descriptions

**Table 1 - Reset Pin Description**

QFN Pin #	WLCSP Ball	Name	Type	Description
15	D6	RESET	Input	<b>Reset.</b> When low the device is in its reset state and all tristate outputs will be in a high impedance state. This input must be high for normal device operation. A 10 K $\Omega$ pull-up resistor is required on this node to DVDD33 if this pin is not continuously driven.

**Table 2 - DAC Pin Descriptions**

QFN Pin #	WLCSP Ball	Name	Type	Description
6	–	DAC1_M	Output	<b>DAC 1 Minus Output.</b> This is the negative output signal of the differential amplifier of the DAC 1. <i>Not available on the WLCSP package.</i>
7	C7	DAC1_P	Output	<b>DAC 1 Plus Output.</b> This is the positive output signal of the differential amplifier of the DAC 1.
9	–	DAC2_M	Output	<b>DAC 2 Minus Output.</b> This is the negative output signal of the differential amplifier of the DAC 2. <i>Not available on the WLCSP package.</i>
8	D7	DAC2_P	Output	<b>DAC 2 Plus Output.</b> This is the positive output signal of the differential amplifier of the DAC 2.
12	F7	CDAC	Output	<b>DAC Reference.</b> This pin requires capacitive decoupling.
13	G7	CREF	Output	<b>Common Mode Reference.</b> This pin requires capacitive decoupling.

**Table 3 - Microphone Pin Descriptions**

QFN Pin #	WLCSP Ball	Name	Type	Description
18	H6	DMIC_CLK	Output	<b>Digital Microphone Clock Output.</b> Clock output for digital microphones and digital electret microphone pre-amplifier devices.
19	H3	DMIC_IN1	Input	<b>Digital Microphone Input 1.</b> Stereo or mono digital microphone input. <i>Tie to VSS if unused.</i>
20	H2	DMIC_IN2	Input	<b>Digital Microphone Input 2.</b> Stereo or mono digital microphone input. <i>Tie to VSS if unused.</i>

**Table 4 - TDM and I<sup>2</sup>S Ports Pin Descriptions**

The ZL38052 device has two TDM interfaces, TDM-A and TDM-B. Each TDM block is capable of being a master or a slave. The ports can be configured for Pulse-Code Modulation (PCM) or Inter-IC Sound (I<sup>2</sup>S) operation. The ports conform to PCM, GCI, and I<sup>2</sup>S timing protocols.

QFN Pin #	WLCSP Ball	Name	Type	Description
29	E1	PCLKA/ I2S_SCKA	Input/ Output	<p><b>PCM Port A Clock (Input/Tristate Output).</b> PCLKA is equal to the bit rate of signals DRA/DXA. In TDM master mode this clock is an output and in TDM slave mode this clock is an input.</p> <p><b>I<sup>2</sup>S Port A Serial Clock (Input/Tristate Output).</b> This is the I<sup>2</sup>S port A bit clock. In I<sup>2</sup>S master mode this clock is an output and drives the bit clock input of the external slave device's peripheral converters. In I<sup>2</sup>S slave mode this clock is an input and is driven from a converter operating in master mode.</p> <p>After power-up, this signal defaults to be an input in I<sup>2</sup>S slave mode.</p> <p><i>A 100 K<math>\Omega</math> pull-down resistor is required on this pin to VSS. If this pin is unused, tie the pin to VSS.</i></p> <p><i>When driving PCLKA/I2S_SCKA from a host, one of the following conditions must be satisfied:</i></p> <ol style="list-style-type: none"> <li>1. Host drives PCLKA low during reset, or</li> <li>2. Host tri-states PCLKA during reset (the 100 K<math>\Omega</math> resistor will keep PCLKA low), or</li> <li>3. Host drives PCLKA at its normal frequency</li> </ol>
30	F1	FSA/ I2S_WSA	Input/ Output	<p><b>CM Port A Frame Sync (Input/Tristate Output).</b> This is the TDM frame alignment reference. This signal is an input for applications where the PCM bus is frame aligned to an external frame signal (slave mode). In master mode this signal is a frame pulse output.</p> <p><b>I<sup>2</sup>S Port A Word Select (Left/Right) (Input/Tristate Output).</b> This is the I<sup>2</sup>S port A left or right word select. In I<sup>2</sup>S master mode word select is an output which drives the left/right input of the external slave device's peripheral converters. In I<sup>2</sup>S slave mode this pin is an input which is driven from a converter operating in master mode.</p> <p>After power-up, this signal defaults to be an input in I<sup>2</sup>S slave mode. <i>Tie this pin to VSS if unused.</i></p>
31	G1	DRA/ I2S_SDIA	Input	<p><b>PCM Port A Serial Data Stream Input.</b> This serial data stream operates at PCLK data rates.</p> <p><b>I<sup>2</sup>S Port A Serial Data Input.</b> This is the I<sup>2</sup>S port serial data input.</p> <p><i>Tie this pin to VSS if unused.</i></p>
32	H1	DXA/ I2S_SDOA	Output	<p><b>PCM Port A Serial Data Stream Output.</b> This serial data stream operates at PCLK data rates.</p> <p><b>I<sup>2</sup>S Port A Serial Data Output.</b> This is the I<sup>2</sup>S port serial data output.</p>

QFN Pin #	WLCSP Ball	Name	Type	Description
60	C4	PCLKB/ I2S_SCKB	Input/ Output	<p><b>PCM Port B Clock (Input/Tristate Output).</b> PCLKB is equal to the bit rate of signals DRB/DXB. In TDM master mode this clock is an output and in TDM slave mode this clock is an input.</p> <p><b>I<sup>2</sup>S Port B Serial Clock (Input/Tristate Output).</b> This is the I<sup>2</sup>S port B bit clock. In I<sup>2</sup>S master mode this clock is an output and drives the bit clock input of the external slave device's peripheral converters. In I<sup>2</sup>S slave mode this clock is an input and is driven from a converter operating in master mode.</p> <p>After power-up, this signal is an input in I<sup>2</sup>S slave mode. <i>Tie this pin to VSS if unused.</i></p>
61	D5	FSB/ I2S_WSB	Input/ Output	<p><b>PCM Port B Frame Sync (Input/Tristate Output).</b> This is the TDM frame alignment reference. This signal is an input for applications where the PCM bus is frame aligned to an external frame signal (slave mode). In master mode this signal is a frame pulse output.</p> <p><b>I<sup>2</sup>S Port B Word Select (Left/Right) (Input/Tristate Output).</b> This is the I<sup>2</sup>S port B left or right word select. In I<sup>2</sup>S master mode word select is an output which drives the left/right input of the external slave device's peripheral converters. In I<sup>2</sup>S slave mode this pin is an input which is driven from a converter operating in master mode.</p> <p>After power-up, this signal defaults to be an input in I<sup>2</sup>S slave mode. <i>Tie this pin to VSS if unused.</i></p>
62	C5	DRB/ I2S_SDIB	Input	<p><b>PCM Port B Serial Data Stream Input.</b> This serial data stream operates at PCLK data rates.</p> <p><b>I<sup>2</sup>S Port B Serial Data Input.</b> This is the I<sup>2</sup>S port serial data input.</p> <p><i>Tie this pin to VSS if unused.</i></p>
63	C6	DXB/ I2S_SDOB	Output	<p><b>PCM Port B Serial Data Stream Output.</b> This serial data stream operates at PCLK data rates.</p> <p><b>I<sup>2</sup>S Port B Serial Data Output.</b> This is the I<sup>2</sup>S port serial data output.</p>

**Table 5 - HBI – SPI Slave Port Pin Descriptions**

This port functions as a peripheral interface for an external controller, and supports access to the internal registers and memory of the device.

QFN Pin #	WLCSP Ball	Name	Type	Description
52	A1	HCLK	Input	<b>HBI SPI Slave Port Clock Input.</b> Clock input for the SPI Slave port. Maximum frequency = 25 MHz.  This input should be tied to VSS in I <sup>2</sup> C mode.  <i>Tie this pin to VSS if unused.</i>
53	B1	$\overline{\text{HCS}}$	Input	<b>HBI SPI Slave Chip Select Input.</b> This active low chip select signal activates the SPI Slave port.  <b>HBI I<sup>2</sup>C Serial Clock Input.</b> This pin functions as the I2C_SCLK input in I <sup>2</sup> C mode. A pull-up resistor is required on this node for I <sup>2</sup> C operation.  <i>Tie this pin to VSS if unused.</i>
55	A2	HDIN	Input	<b>HBI SPI Slave Port Data Input.</b> Data input signal for the SPI Slave port.  This input selects the slave address in I <sup>2</sup> C mode.  <i>Tie this pin to VSS if unused.</i>
56	A3	HDOUT	Input/Output	<b>HBI SPI Slave Port Data Output (Tristate Output).</b> Data output signal for the SPI Slave port.  <b>HBI I<sup>2</sup>C Serial Data (Input/Output).</b> This pin functions as the I2C_SDA I/O in I <sup>2</sup> C mode. A pull-up resistor is required on this node for I <sup>2</sup> C operation.
57	C1	$\overline{\text{HINT}}$	Output	<b>HBI Interrupt Output.</b> This output can be configured as either CMOS or open drain by the host.

**Table 6 - Master SPI Port Pin Descriptions**

This port functions as the interface to an external Flash device used to optionally Auto Boot and load the device's firmware and configuration record from external Flash memory.

QFN Pin #	WLCSP Ball	Name	Type	Description
1	A5	SM_CLK	Output	<b>Master SPI Port Clock (Tristate Output).</b> Clock output for the Master SPI port. Maximum frequency = 8 MHz.
2	A6	SM_MISO	Input	<b>Master SPI Port Data Input.</b> Data input signal for the Master SPI port.
3	A7	SM_MOSI	Output	<b>Master SPI Port Data Output (Tristate Output).</b> Data output signal for the Master SPI port.
64	A4	GPIO_9/ SM_ $\overline{\text{CS}}$	Input/Output	<b>Master SPI Port Chip Select (Input Internal Pull-Up/Tristate Output).</b> Chip select output for the Master SPI port.  Shared with GPIO_9.

**Table 7 - UART Pin Descriptions**

The ZL38052 device incorporates a two-wire UART (Universal Asynchronous Receiver Transmitter) interface with a fixed 115.2K baud transfer rate, 8 data bits, 1 stop and no parity. The UART port can be used as a debug tool and is used for tuning purposes.

QFN Pin #	WLCSP Ball	Name	Type	Description
50	B2	UART_RX	Input	<b>UART (Input).</b> Receive serial data in. This port functions as a peripheral interface for an external controller and supports access to the internal registers and memory of the device.
49	C2	UART_TX	Output	<b>UART (Tristate Output).</b> Transmit serial data out. This port functions as a peripheral interface for an external controller and supports access to the internal registers and memory of the device.

**Table 8 - GPIO Pin Descriptions**

GPIO ports can be used for interrupt and event reporting, fixed function control, bootstrap options, as well as being used for general purpose I/O for communication and controlling external devices.

QFN Pin #	WLCSP Ball	Name	Type	Description
33, 34, 36	F4, E4, F3	GPIO_[0:2]	Input/Output	<b>General Purpose I/O (Input Internal Pull-Down/Tristate Output).</b> These pins can be configured as an input or output and are intended for low-frequency signalling.
37, 38, 39, 40, 41, 43	F2, –, F6, E5, E2, D3	GPIO_[3:8]	Input/Output	<b>General Purpose I/O (Input Internal Pull-Down/Tristate Output).</b> These pins can be configured as an input or output and are intended for low-frequency signalling.  <i>GPIO_4 is not available on the WLCSP package.</i>
64	A4	GPIO_9/ SM_ČS	Input/Output	<b>General Purpose I/O (Input Internal Pull-Down/Tristate Output).</b> This pin can be configured as an input or output and is intended for low-frequency signalling.  Alternate functionality with SM_CS.
44, 45, 47, 48	E3, C3, –, –	GPIO_[10:13]	Input/Output	<b>General Purpose I/O (Input Internal Pull-Down/Tristate Output).</b> These pins can be configured as an input or output and are intended for low-frequency signalling.  <i>GPIO_12 and GPIO_13 are not available on the WLCSP package.</i>

**Table 9 - Oscillator Pin Descriptions**

These pins are connected to a 12.000 MHz crystal or clock oscillator which drives the device's internal PLL. Alternatively, PCLKA can be used as the internal clock source.

QFN Pin #	WLCSP Ball	Name	Type	Description
22	H7	XI	Input	<b>Crystal Oscillator Input.</b>
23	F5	XO	Output	<b>Crystal Oscillator Output.</b>

**Table 10 - Supply and Ground Pin Descriptions**

QFN Pin #	WLCSP Ball	Name	Type	Description
17	–	EXT_SEL	Input	<b>VDD +1.2 V Select.</b> Select external +1.2 V supply. Tie to DVDD33 if the +1.2 V supply is to be provided externally. Tie to VSS (0 V) if the +1.2 V supply is to be generated internally.  <i>Not available on the WLCSP package.</i>
16	–	VDD12_CTRL	Output	<b>VDD +1.2 V Control.</b> Analog control line for the voltage regulator external FET when EXT_SEL is tied to VSS. When EXT_SEL is tied to DVDD33, the VDD12_CTRL pin becomes a CMOS output which can drive the shutdown input of an external LDO.  <i>Not available on the WLCSP package.</i>
4, 14, 24, 42, 58	B5, D1, G5, G6	DVDD12	Power	<b>Core Supply.</b> Connect to a +1.2 V $\pm 5\%$ supply. <i>Place a 100 nF, 20%, 10 V, ceramic capacitor on each pin decoupled to the VSS plane.</i>
5, 21, 35, 46, 51, 59	B3, B7, G3	DVDD33	Power	<b>Digital Supply.</b> Connect to a +3.3 V $\pm 5\%$ supply. <i>Place a 100 nF, 20%, 10 V, ceramic capacitor on each pin decoupled to the VSS plane.</i>
28	–	DVDD33_XTAL	Power	<b>Crystal Digital Supply.</b> For designs using a crystal or external oscillator, this pin must be connected to a +3.3 V supply source capable of delivering 10 mA. For designs that do not use a crystal or external oscillator this pin can be tied to VSS in order to save power.  <i>Not available on the WLCSP package.</i>
10, 11	E7	AVDD33	Power	<b>Analog Supply.</b> Connect to a +3.3 V $\pm 5\%$ supply. <i>Place a 100 nF, 20%, 10 V, ceramic capacitor on each pin decoupled to the VSS plane.</i>
54	B4, B6, D2, D4, E6, G2	VSS	Ground	<b>Ground.</b> Connect to digital ground plane.
	–	Exposed Ground Pad	Ground	<b>Exposed Pad Substrate Connection.</b> Connect to VSS. This pad is at ground potential and must be soldered to the printed circuit board and connected via multiple vias to a heatsink area on the bottom of the board and to the internal ground plane.  <i>Not available on the WLCSP package.</i>

**Table 11 - No Connect Pin Description**

QFN Pin #	WLCSP Ball	Name	Type	Description
25, 26, 27	G4, H4, H5	NC		<b>No Connection.</b> These pins are to be left unconnected, do not use as a tie point.

Information relating to products and services furnished herein by Microsemi Corporation or its subsidiaries (collectively "Microsemi") is believed to be reliable. However, Microsemi assumes no liability for errors that may appear in this publication, or for liability otherwise arising from the application or use of any such information, product or service or for any infringement of patents or other intellectual property rights owned by third parties which may result from such application or use. Neither the supply of such information or purchase of product or service conveys any license, either express or implied, under patents or other intellectual property rights owned by Microsemi or licensed from third parties by Microsemi, whatsoever. Purchasers of products are also hereby notified that the use of product in certain ways or in combination with Microsemi, or non-Microsemi furnished goods or services may infringe patents or other intellectual property rights owned by Microsemi.

This publication is issued to provide information only and (unless agreed by Microsemi in writing) may not be used, applied or reproduced for any purpose nor form part of any order or contract nor to be regarded as a representation relating to the products or services concerned. The products, their specifications, services and other information appearing in this publication are subject to change by Microsemi without notice. No warranty or guarantee express or implied is made regarding the capability, performance or suitability of any product or service. Information concerning possible methods of use is provided as a guide only and does not constitute any guarantee that such methods of use will be satisfactory in a specific piece of equipment. It is the user's responsibility to fully determine the performance and suitability of any equipment using such information and to ensure that any publication or data used is up to date and has not been superseded. Manufacturing does not necessarily include testing of all functions or parameters. These products are not suitable for use in any medical and other products whose failure to perform may result in significant injury or death to the user. All products and materials are sold and services provided subject to Microsemi's conditions of sale which are available on request.

**For more information about all Microsemi products  
visit our website at  
[www.microsemi.com](http://www.microsemi.com)**

**TECHNICAL DOCUMENTATION – NOT FOR RESALE**



**Microsemi Corporate Headquarters**  
One Enterprise, Aliso Viejo CA 92656 USA  
Within the USA: +1 (949) 380-6100  
Sales: +1 (949) 380-6136  
Fax: +1 (949) 215-4996

Microsemi Corporation (NASDAQ: MSCC) offers a comprehensive portfolio of semiconductor solutions for: aerospace, defense and security; enterprise and communications; and industrial and alternative energy markets. Products include mixed-signal ICs, SoCs, and ASICs; programmable logic solutions; power management products; timing and voice processing devices; RF solutions; discrete components; and systems. Microsemi is headquartered in Aliso Viejo, Calif. Learn more at [www.microsemi.com](http://www.microsemi.com).

© 2016 Microsemi Corporation. All rights reserved. Microsemi and the Microsemi logo are trademarks of Microsemi Corporation. All other trademarks and service marks are the property of their respective owners.