

Optical Transport Network Clock Translator Selector Guide

Optical Transport Network (OTN) has emerged as the physical layer interface protocol of choice for carriers to transport a variety of services over a single optical fiber. Microsemi offers the widest portfolio of single-chip devices delivering “any frequency, any port” performance for OTN.

Part	DPLLs or Paths	DPLL BW (Hz)	Inputs	Diff. Outputs	CMOS Outputs	Low-Jitter APLLs	GP Clock Gen	Typ. Jitter (pSRMS)	Input Frequency	Output Frequency	NV Memory	Host Bus	2K/8K Align	1 Hz Align	NCO (ppb)	Pkg size (mm)
ZL30152	1	14–896	2 D/SE	4	2	1	0	0.7	1 kHz–750 MHz	1 kHz–750 MHz	OTP	SPI/I2C				9 x 9
ZL30155	2	14–896	4 D/SE	8	4	2	0	0.7	1 kHz–750 MHz	1 kHz–750 MHz	OTP	SPI/I2C				11 x 11
ZL30157	2	14–896	4 D/SE	8–12	4–12	1	1	0.7	1 kHz–750 MHz	1 kHz–750 MHz	OTP	SPI/I2C				11 x 11
ZL30160	4	14–896	4 D/SE	8	4–12	2	2	0.7	1 kHz–750 MHz	1 kHz–750 MHz	OTP	SPI/I2C				11 x 11
ZL30165	4	5–806	8 D/SE	8	8	4	0	0.65	1 kHz–750 MHz	1 Hz–750 MHz	OTP	SPI/I2C			0.001	13 x 13
MAX24705	1	4–400	2 D/SE	0–5	0–10	1–2	0	0.35	2 kHz–750 MHz	1 Hz–750 MHz	Int EE	SPI	•		0.01	10 x 10
MAX24710	1	4–400	2 D/SE	0–10	0–20	1–2	0	0.35	2 kHz–750 MHz	1 Hz–750 MHz	Int EE	SPI	•		0.01	10 x 10
ZL30166	3	5–896	9 D/SE + 2 SE	8	8	4	0	0.65	1 kHz–750 MHz	1 Hz–750 MHz	OTP	SPI/I2C		•	0.001	13 x 13
ZL30167	2	5–896	9 D/SE + 2 SE	8	8	4	0	0.65	1 kHz–750 MHz	1 Hz–750 MHz	OTP	SPI/I2C		•	0.001	13 x 13
ZL30168	4	5–896	8D/SE	8	8	4	0	0.65	1 kHz–750 MHz	1 Hz–750 MHz	OTP	SPI/I2C			0.001	13 x 13
ZL30169	1	14–500	2 D/SE + 2 SE	3	6	1	0	0.25	1 kHz–1250 MHz	1 Hz–1035 MHz	Int EE	SPI/I2C	•		0.01	5 x 5
ZL30182	2	5–500	4 D/SE + 2 SE	6	12	2	0	0.25	1 kHz–1250 MHz	1 Hz–1035 MHz	Int EE	SPI/I2C	•		0.01	5 x 10
ZL30174	3	14–470	5 D/10 SE	6	14	3	1	0.18	1 kHz–900 MHz	1 Hz–900 MHz	Int EE	SPI/I2C	•	•		10 x 10

Abbreviations:

APLL= analog phase-locked loop. D/Diff= differential. DPLL= digital phase-locked loop. Freq= frequency. Gen= generator. GP= general purpose. Int. EE= internal EEPROM. Int-N= integer-N (can only multiply by an integer). NCO= numerically controlled oscillator. NV= nonvolatile. OTP= one-time programmable. Ppb= parts per billion. Pkg= package. SE= single-ended (CMOS).

Inputs:

APLLs are fractional-N unless specified as Int-N. GP clock gen are general-purpose clock generators that make output clock signals with more than 1 ps RMS jitter. 2k/8k align means the part can phase-align all outputs to a 2 kHz or 8 kHz alignment input. 1 Hz align means the part can phase-align all outputs to a 1 Hz alignment input.



Microsemi Corporate Headquarters
 One Enterprise, Aliso Viejo, CA 92656 USA
 Within the USA: +1 (800) 713-4113
 Outside the USA: +1 (949) 380-6100
 Fax: +1 (949) 215-4996
 Email: sales.support@microsemi.com
 www.microsemi.com

Microsemi Corporation (Nasdaq: MSCC) offers a comprehensive portfolio of semiconductor and system solutions for aerospace & defense, communications, data center and industrial markets. Products include high-performance and radiation-hardened analog mixed-signal integrated circuits, FPGAs, SoCs and ASICs; power management products; timing and synchronization devices and precise time solutions, setting the world’s standard for time; voice processing devices; RF solutions; discrete components; enterprise storage and communication solutions, security technologies and scalable anti-tamper products; Ethernet solutions; Power-over-Ethernet ICs and midspans; as well as custom design capabilities and services. Microsemi is headquartered in Aliso Viejo, California and has approximately 4,800 employees globally. Learn more at www.microsemi.com.

Microsemi makes no warranty, representation, or guarantee regarding the information contained herein or the suitability of its products and services for any particular purpose, nor does Microsemi assume any liability whatsoever arising out of the application or use of any product or circuit. The products sold hereunder and any other products sold by Microsemi have been subject to limited testing and should not be used in conjunction with mission-critical equipment or applications. Any performance specifications are believed to be reliable but are not verified, and Buyer must conduct and complete all performance and other testing of the products, alone and together with, or installed in, any end-products. Buyer shall not rely on any data and performance specifications or parameters provided by Microsemi. It is the Buyer’s responsibility to independently determine suitability of any products and to test and verify the same. The information provided by Microsemi hereunder is provided “as is, where is” and with all faults, and the entire risk associated with such information is entirely with the Buyer. Microsemi does not grant, explicitly or implicitly, to any party any patent rights, licenses, or any other IP rights, whether with regard to such information itself or anything described by such information. Information provided in this document is proprietary to Microsemi, and Microsemi reserves the right to make any changes to the information in this document or to any products and services at any time without notice.

©2016 Microsemi Corporation. All rights reserved. Microsemi and the Microsemi logo are registered trademarks of Microsemi Corporation. All other trademarks and service marks are the property of their respective owners.