

Rad-Tolerant Current Mode PWM Controller

Description

The SGR1844/SGR1845 is fit, form and function compatible to the SG1844/SG1845 with the addition of guaranteed performance after radiation exposure to Total Ionizing Dose (TID), Enhanced Low Dose Rate Sensitivity (ELDRS), and Single Event Latch-up (SEL) conditions. The SGR1844/45 family of control ICs provides all the required features to implement off-line Fixed Frequency, Current-mode switching power supplies with a minimum number of external components. Current-mode architecture demonstrates improved line regulation, improved load regulation, pulse-by pulse current limiting and inherent protection of the power supply output switch.

The bandgap reference is trimmed to $\pm 1\%$ over temperature. Oscillator discharge current is trimmed to less than $\pm 10\%$. The SGR1844/45 has undervoltage lockout, current-limiting circuitry and start-up current of less than 1mA. The totem-pole output is optimized to drive the gate of a power MOSFET. The output is low in the off state to provide direct interface to an N-channel device. Both operate up to a maximum duty cycle range of zero to $< 50\%$ due to an internal toggle flip-flop which blanks the output off every other clock cycle. The SGR1844/45 is specified for operation over the full military ambient temperature range of -55°C to 125°C .

Product Highlight

Features

- Optimized for Off-Line Control
- Low Start-Up Current ($< 1\text{mA}$)
- Automatic Feed Forward Compensation
- Trimmed Oscillator
- Discharge Current
- Pulse-By-Pulse Current Limiting
- Enhanced Load Response
- Characteristics
- Undervoltage Lockout with 6V Hysteresis (SGR1844 only)
- Double Pulse Suppression
- High-Current Totem-Pole Output
- Internally Trimmed Bandgap Reference
- 500kHz Operation
- Undervoltage Lockout SGR1844 - 16 Volts
SGR1845 - 8.4 Volts
- Low Shoot-through Current $< 75\text{mA}$ Over Temperature

High Reliability Features - SGR1844/SGR1845

- Rad-tolerance: (Test data available)
- TID to a Minimum of 100krad(Si) w/ 150krads overtest and 168 hours anneal
- ELDRS to a Minimum of 50krad(Si)
- SEL Immunity to a Minimum of 87MeV-cm²/mg




Figure 1 - Product Highlight

Connection Diagrams and Ordering Information

Ambient Temperature	Type	Package	Part Number	Packaging Type	Connection Diagram
-55°C to 125°C	Y	8-PIN CERAMIC DUAL INLINE PACKAGE	SGR1844Y	CERDIP	<p>Y PACKAGE (Top View) PbSn Tin Lead Finish</p>
			SGR1844Y-EV*		
			SGR1845Y		
			SGR1845Y-EV*		
	J	14-PIN CERAMIC DUAL INLINE PACKAGE	SGR1844J	CERDIP	<p>J PACKAGE (Top View) PbSn Lead Finish</p>
			SGR1844J-EV*		
			SGR1845J		
			SGR1845J-EV*		
	L	20-Pin CERAMIC LCC	SGR1844L	Ceramic (LCC) Leadless Chip Carrier	<p>L PACKAGE (Top View) PbSn Lead Finish</p>
			SGR1844L-EV*		
			SGR1845L		
			SGR1845L-EV*		
	F	10-PIN CERAMIC FLAT PACK PACKAGE	SGR1844F	FLAT PACK	<p>F PACKAGE (Top View) PbSn Lead Finish</p>
			SGR1844F-EV*		
			SGR1845F		
			SGR1845F-EV*		

* EV is Microsemi's "Equivalent V" flow that follows MIL-PRF-38535 requirements for Class V processing.

Absolute Maximum Ratings^{1 - 2}

Parameter	Value	Units
Supply Voltage (Low Impedance Source)	30	V
Output Current (Peak)	±1	A
Output Current (Continuous)	350	mA
Output Energy (Capacitive Load)	5	μJ
Analog Inputs (V _{FB} , I _{SENSE})	-0.3 to +6.3	V
Error Amplifier Output Sink Current	10	mA
Operating Junction Temperature		
Hermetic (Y, J, L, F Packages)	150	°C
Storage Temperature Range	-65 to +150	°C
Lead Temperature (Soldering, 10 Seconds)	300	°C
RoHS / Pb-free Peak Package Solder Reflow Temp. (40 second max. exposure)	260 (+0, -5)	°C
<i>Notes:</i>		
1. Exceeding these ratings could cause damage to the device.		
2. All voltages are with respect to Pin 5. All currents are positive into the specified terminal.		

Thermal Data

Parameter	Value	Units
Y Package:		
Thermal Resistance-Junction to Ambient, θ _{JA}	130	°C/W
J Package		
Thermal Resistance-Junction to Ambient, θ _{JA}	80	°C/W
F Package		
Thermal Resistance-Junction to Case, θ _{JC}	80	°C/W
Thermal Resistance-Junction to Ambient, θ _{JA}	145	°C/W
L Package		
Thermal Resistance-Junction to Case, θ _{JC}	35	°C/W
Thermal Resistance-Junction to Ambient, θ _{JA}	120	°C/W
<i>Notes:</i>		
Junction Temperature Calculation: $T_J = T_A + (P_D \times \theta_{JA})$.		
The θ _{JA} numbers are guidelines for the thermal performance of the device/pc-board system. All of the above assume no ambient airflow.		

Recommended Operating Conditions³

Symbol	Parameter	Recommended Operating Conditions			Units
		Min.	Typ.	Max.	
V _S	Supply Voltage Range		30		V
I _{PK}	Output Current (Peak)		±1		A
I _{OUT}	Output Current (Continuous)		200		mA
	Analog Inputs (Pin 2, Pin 3)	0		2.6	V
E _{AISNK}	Error Amp Output Sink Current		5		mA
OSC _{FR}	Oscillator Frequency Range	0.1		500	kHz
R _T	Oscillator Timing Resistor	0.52		150	kΩ
C _T	Oscillator Timing Capacitor	0.001		1.0	μF
Operating Ambient Temperature Range:					
	SGR1844/45	-55		125	°C

Note:
 3. Range over which the device is functional.

Electrical Characteristics

Unless otherwise specified, these specifications apply over the operating ambient temperatures for SGR1844/SGR1845 with $-55^{\circ}\text{C} \leq T_A \leq 125^{\circ}\text{C}$. Low duty cycle pulse testing techniques are used which maintains junction and case temperatures equal to the ambient temperature.

Symbol	Parameter	Test Condition	SGR1844/45			Units
			Min	Typ	Max	
Reference Section						
V _{REF}	Output Voltage	T _J = 25°C, I _O = 1mA	4.95	5.00	5.05	V
V _{REG}	Line Regulation	12V ≤ V _{IN} ≤ 25V		6	20	mV
I _{REG}	Load Regulation	1mA ≤ I _O ≤ 20mA		6	25	
	Temperature Stability ⁴			0.2	0.4	mV/°C
	Total Output Variation ⁴	Line, Load, Temperature.	4.90		5.10	V
V _N	Output Noise Voltage ⁴	10Hz ≤ f ≤ 10kHz, T _J = 25°C		50		μV
	Long Term Stability ⁴	T _A = 125°C, 1000hrs		5	25	mV
V _{ISC}	Output Short Circuit		-180	-100	-30	mA
Oscillator Section⁶						
f	Initial Accuracy	T _J = 25°C	47	52	57	kHz
f _{REG}	Voltage Stability	12V ≤ V _{CC} ≤ 25V		.02	1	%
	Temperature Stability ⁴	T _{MIN} ≤ T _A ≤ T _{MAX}		5		
OSC _{PP}	Amplitude	V _{RT/CT} (Peak to Peak)		1.7		V
I _{DSG}	Discharge Current	T _J = 25°C	7.8	8.3	9.1	mA
		T _{MIN} ≤ T _A ≤ T _{MAX}	6.8		9.3	

Symbol	Parameter	Test Condition	SGR1844/45			Units
			Min	Typ	Max	
Error Amp Section						
EA _{IH}	Input Voltage	V _{COMP} = 2.5V	2.45	2.50	2.55	V
EA _{IIB}	Input Bias Current		-1	-0.3		μA
A _{VOL}	Open Loop Gain	2V ≤ V _O ≤ 4V	65	90		dB
EA _{BW}	Unity Gain Bandwidth ⁴	T _J = 25°C	0.7	1		MHz
PSRR	Power Supply Rejection Ratio	12V ≤ V _{CC} ≤ 25V	60	70		dB
EA _{SNK}	Output Sink Current	V _{VFB} = 2.7V, V _{COMP} = 1.1V	2	6		mA
EA _{SRC}	Output Source Current	V _{VFB} = 2.3V, V _{COMP} = 5V		-0.8	-0.5	
EA _{VOH}	V _{OUT} High	V _{VFB} = 2.3V, R _L = 15k to GND	5	6		V
EA _{VOL}	V _{OUT} Low	V _{VFB} = 2.7V, R _L = 15k to VREF		0.7	1.1	
Current Sense Section						
CS _{AVOL}	Gain ⁵⁻⁶		2.85	3	3.15	V/V
	Maximum Input Signal ⁵	V _{COMP} = 5V	0.9	1	1.1	V
PSRR	Power Supply Rejection Ratio ⁵	12V ≤ V _{CC} ≤ 25V		70		dB
CS _{IIB}	Input Bias Current		-10	-2		μA
CS _{DELAY}	Delay to Output ⁴			150	300	ns
Output Section						
VOL	Output Low Level	I _{SINK} = 20mA		0.1	0.4	V
		I _{SINK} = 200mA		1.5	2.2	
VOH	Output High Level	I _{SOURCE} = 200mA	13	13.5		
		I _{SOURCE} = 200mA	12	13.5		
RS	Rise Time ⁴	T _J = 25°C, C _L = 1nF		50	150	ns
FT	Fall Time ⁴	T _J = 25°C, C _L = 1nF		50	150	ns
Under-Voltage Lockout Section						
UVLO	Start Threshold	1844	15	16	17	V
		1845	7.8	8.4	9.0	
V _{SMIN}	Min. Operation Voltage After Turn-On	1844	9	10	11	
		1845	7.0	7.6	8.3	
PWM Section						
DC _{MAX}	Maximum Duty Cycle		46	48	50	%
DC _{MIN}	Minimum Duty Cycle				0	
Power Consumption Section						

Symbol	Parameter	Test Condition	SGR1844/45			Units
			Min	Typ	Max	
I_S	Start-Up Current			0.5	1	mA
I	Operating Supply Current	$V_{FB} = V_{ISENSE} = 0V$		11	17	
Z	V_{CC} Zener Voltage	$I_{CC} = 25mA$		34		V

Note:

- These parameters, although guaranteed, are not 100% tested in production.
- Parameter measured at trip point of latch with $V_{VFB} = 0$.
- Gain defined as: $A = \Delta V_{COMP} / \Delta V_{ISENSE}$; $0 \leq V_{ISENSE} \leq 0.8V$
- Adjust V_{CC} above the start threshold before setting at 15V.
- Output frequency equals one half of oscillator frequency.

Block Diagram




Figure 1 - Block Diagram

Characteristic Curves




Figure 2 - Dropout Voltage vs. Temperature




Figure 3 - Oscillator Temperature Stability




Figure 4 - Current Sense to Output Delay vs. Temperature




Figure 5 - Start-Up Current vs. Temperature




Figure 6 - Reference Voltage vs. Temperature




Figure 7 - Start-Up Voltage Threshold vs. Temperature




Figure 8 - Start-Up Voltage Threshold vs. Temperature




Figure 9 - Oscillator Discharge Current vs. Temperature




Figure 10 - Output Saturation Voltage vs. Output Current and Temperature (Sink Transistor)




Figure 11 - Current Sense Threshold vs. Error Amplifier Output




Figure 12 - Output Saturation Voltage vs. Output Current and Temperature (Source Transistor)

Application Information

The oscillator of the 1844/45 family of PWM's is programmed by the external timing components (R_T , C_T) as shown in Figure 14.




Figure 13 - Oscillator Timing Circuit




Figure 14 - Oscillator Frequency vs. R_T for various C_T

Typical Application Circuits

Pin numbers referenced are for 8-pin package and pin numbers in parenthesis are for 14-pin package.




Figure 15 • Current Sense Spike Suppression

The RC low-pass filter will eliminate the leading edge current spike caused by parasitic of Power MOSFET.




Figure 16 • MOSFET Parasitic Oscillations

A resistor (R1) in series with the MOSFET gate reduce overshoot and ringing caused by the MOSFET input capacitance and any inductance in series with the gate drive. (Note: It is very important to have a low inductance ground path to insure correct operation of the I.C. This can be done by making the ground paths as short and as wide as possible.)




Figure 17 - Bipolar Transistor Drive

The 1844/45 output stage can provide negative base current to remove base charge of power transistor (Q_1) for faster turn off. This is accomplished by adding a capacitor (C_1) in parallel with a resistor (R_1). The resistor (R_1) is to limit the base current during turn on.




Figure 18 - Isolated MOSFET Drive

Current transformers can be used where isolation is required between PWM and Primary ground. A drive transformer is then necessary to interface the PWM output with the MOSFET.




Figure 19 - Adjustable Buffered Reduction of Clamp Level with Softstart

Softstart and adjustable peak current can be done with the external circuitry shown above.




Figure 20 - External Duty Cycle Clamp and Multi-Unit Synchronization

Precision duty cycle limiting for a duty cycle of <50%, as well as synchronizing several 1844/45's is possible with the above circuitry.




Figure 21 - Oscillator Connection

The oscillator is programmed by the values selected for the timing components R_T and C_T . Refer to application information for calculation of the component values.




Figure 22 - Error Amplifier Connection

Error amplifier is capable of sourcing and sinking current up to 0.5mA.

PACKAGE OUTLINE DIMENSIONS

Controlling dimensions are in inches, metric equivalents are shown for general information.




Figure 23 - Y 8-Pin CERDIP Package Dimensions





Figure 24 - J 14-Pin CERDIP Package Dimensions

PACKAGE OUTLINE DIMENSIONS

Controlling dimensions are in inches, metric equivalents are shown for general information.




Dim	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	1.45	1.70	0.057	0.067
b	0.25	0.483	0.010	0.019
c	0.102	0.152	0.004	0.006
D	-	7.37	-	0.290
E	6.04	6.40	0.238	0.252
E1	-	6.91	-	0.272
e	1.27 BSC		0.050 BSC	
L	6.35	9.40	0.250	0.370
Q	0.51	1.02	0.020	0.040
S1	0.20	0.38	0.008	0.015

Note:

1. Lead No. 1 is identified by tab on lead or dot on cover.
2. Leads are within 0.13mm (.0005") radius of the true position (TP) at maximum material condition.
3. Dimension "e" determines a zone within which all body and lead irregularities lie.

Figure 25 - F 10-Pin Ceramic Flatpack Package Dimensions



Dim	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
D/E	8.64	9.14	0.340	0.360
E3	-	8.128	-	0.320
e	1.270 BSC		0.050 BSC	
B1	0.635 TYP		0.025 TYP	
L	1.02	1.52	0.040	0.060
A	1.626	2.286	0.064	0.090
h	1.016 TYP		0.040 TYP	
A1	1.372	1.68	0.054	0.066
A2	-	1.168	-	0.046
L2	1.91	2.41	0.075	0.95
B3	0.203R		0.008R	

Note:

All exposed metalized area shall be gold plated 60 micro-inch minimum thickness over nickel plated unless otherwise specified in purchase order.

Figure 26 - L 20-Pin Ceramic Leadless Chip Carrier Package Dimensions

PRODUCTION DATA – Information contained in this document is proprietary to Microsemi and is current as of publication date. This document may not be modified in any way without the express written consent of Microsemi. Product processing does not necessarily include testing of all parameters. Microsemi reserves the right to change the configuration and performance of the product and to discontinue product at any time.



Microsemi Corporate Headquarters
One Enterprise, Aliso Viejo CA 92656 USA
Within the USA: +1(949) 380-6100
Sales: +1 (949) 380-6136
Fax: +1 (949) 215-4996

Microsemi Corporation (NASDAQ: MSCC) offers a comprehensive portfolio of semiconductor solutions for: aerospace, defense and security; enterprise and communications; and industrial and alternative energy markets. Products include high-performance, high-reliability analog and RF devices, mixed signal and RF integrated circuits, customizable SoCs, FPGAs, and complete subsystems. Microsemi is headquartered in Aliso Viejo, Calif. Learn more at www.microsemi.com.

© 2013 Microsemi Corporation. All rights reserved. Microsemi and the Microsemi logo are trademarks of Microsemi Corporation. All other trademarks and service marks are the property of their respective owners.