EB-ProASIC^{PLUS} EvaluationBoard

UserManual

Version1.0 April3,2002



FirstSiliconSolutions,Inc. 5440SWWestgateDr.Suite240 Portland,OR97221 voice: +1-503-292-6730 fax: +1-503-292-5840 sales@fs2.com support@fs2.com

Copyright©2002FirstSiliconSolutions,Inc.

1. Introduction

ThisdocumentpresentsthedesignandusageinformationfortheActelEB-ProASIC PLUS Evaluation Board.TheboardisintendedtodemonstratetheabilitytoprogramaProASIC devicefroma microprocessor.

2. Overview

Theevaluationboardisbasedonamicrocontrollerwithasimpleon-boarduserinterfaceconsisting of a single-lineLCD and a few buttons. On-board flash memory stores one ormore programming files. A device is programmed by selecting the desired file and executing the program function.

TheProASIC PLUS devices are programmed via JTAG. The microcontroller drives the JTAG signals according to the programming file through a simple API. The JTAG signals are connected to general-purpose I/Opins on the microcontroller and controlled by software.

TheevaluationboardprovidesasitetoaccommodateeitherasocketoraProASIC



Figure 1.ProASIC PLUS EvaluationBoard

3. DesignDetails

3.1.MechanicalDesign

The evaluation board is rectangular with rubber pads affixed to the bottom. It is not enclosed in a case. The board size is 5 by 8 in ches.

3.2.Microcontroller

TheCPUisaZilogeZ80190.Thisisasingle-chipintegratedcontrollerwitha16megabyte addressspace,8Kon-chipSRAM,gluelessinterfacetomemoryandl/O,serialports,timers,and general-purposel/Oaswellasadebuginterfacewhichwillbeusedfordevelopmentandalsoto downloadthesoftwaremonitorduringmanufacturing.

JTAGsignalsaredirectlyconnectedtoCPUgeneral-purposel/Opinsandtoggledbysoftware. RCKisafree-running4MHzclockthatisgeneratedbyadedicatedoscillatorthatalsoconnects tooneoftheFPGA'sglobalclockinputs.

3.3.Flash

Separateflashdevicesontheevaluationboardareusedforprogramanddatastorage.Separate devicesallowtheCPUtoexecutefromonedevicewhileprogrammingtheotherandalsoprovide additionalsecurityfortheprogrammemorysoitislesslikelytogetaccidentallyerased.

TheeZ80executes thesoftware monitor from the program flash starting at reset. Program flash is protected and requires a jumper to be installed in order to erase or program the device.

ProgrammingfilesdownloadedfromaPCarestoredinthedataflashusingasimplesectorbasedfilesystem.Thedataflashisallocatedtoprogrammingfilesin64KBsectors.Eachfile mayoccupyanynumberofsectorsandthesectorsthatmakeupafileneednotbecontiguous. Onesectorisreservedforthedirectory.A2megabyteJEDEC-compatibledeviceisinstalledbut thesitecanaccommodatedevicesfrom1to8megabytes.A1megabyteflashcontains15data sectorswhilean8megabytedevicecontains127datasectors.

Boththeprogramflashandthedataflasharein48-pinTSOPpackages.

3.4.RS232

TheeZ80CPUincludesanintegratedUART.AninterfacechipintheMaximMAX232familyis usedtotranslatetheTTLsignalstoRS232levels.ADB-9connectorisprovidedsotheboard maybehookeduptoaPCwitha9-pinserialcable.Acrossovercableisrequiredandis providedwiththeboard.

3.5.SRAM

Four SRAM devices are populated for a total memory storage of 2 megabytes. The SRAM sare in 44-pin TSOP packages.

3.6.Dual-PortSRAM

Asmall(8Kbyte)dual-portedSRAMisinstalledontheboardandmaybeaddressedfromeither theeZ80CPUortheFPGA.AfterprogrammingtheFPGA,thisSRAMisusedtopassmessages toandfromtheFPGAusingthebuttonsandLCDdisplay.Thedual-portSRAMisina64-pin TQFPpackage.

3.7.LCD

An integrated high-contrast liquid-crystal character display will be used to display messages to the user allowing selection of a programming file and initiation of the programming sequence.

TheLCDis16charactersby2lines.Thecontentisdeterminedbyfirmwareandisshowninthe documentsectiondescribingthesoftwaremonitor.

3.8.Buttons

Asetoffourbuttonsisprovidedastheuserinterfacetothesoftwaremonitor. Thesoftware monitorismenu-based. Thebuttons are labeled ">", "<", "Enter", and "Cancel". The user interface is described in the document section describing thesoftwaremonitor.

Thebuttonsaredirectlyreadthroughgeneral-purposel/Osignals.EachbuttonisanSPST switchconnectingthel/Osignaltoground.Apullupresistorcausesthesignaltobereadhigh when the switch is not depressed. Debouncing is done in software.

3.9.ProASIC PLUS Device

OnesiteisprovidedforaProASIC ^{PLUS}device.ThesiteisaBGAthatcanbepopulatedbyeither aBGAsocketoraProASIC ^{PLUS}chip.AnumberofunassignedI/Opinsofthedevicearemade availableat0.1"double-rowheadersites.

A38-pinMictorconnectorisdirectlyconnectedtotheProASIC PLUS tobeusedbyalogicanalyzer ortheFS2ConfigurableLogicAnalysisMonitor(CLAM)instantiatedinthedevice.

Finally, a ProASIC PLUS external programming header is provided to support programming the device from an external programmer.

3.10.PowerSupplies

Powerenterstheboardfroma+24VDCuniversaldesktoppowersupply. The supply voltages are created with a combination of DC/DC converters and linear regulators.



Figure 2.PowerSupplyTree

TherearefourpowersuppliesrequiredfortheProASIC ^{PLUS} and two for other board circuitry. All of these are fixed supply voltages as follows:

Supply	Purpose	Voltage
VDDP	ProASIC ^{PLUS} I/Osupply	+3.3V
VDD	ProASIC ^{PLUS} logicsupply	+2.5V
VPP	ProASIC ^{PLUS} programmingvoltage	+16.2V ±0.3V
VPN	ProASIC ^{PLUS} programmingvoltage	-13.6V ±0.2V
+5V	Boardlogicsupply	+5V
+3.3V	Boardlogicsupply	+3.3V

3.11.DigitalSignals

DigitalsignalsbetweentheCPUandProASICPLUSareall+3.3Vlevel.

4. SoftwareOverview

Thereare4majorsoftwarelevels--aWindows-baseddownloaderGUI, the on-board user-interface, the on-board STAPL player, and the low-level board control or ABI.



Figure 3.SoftwareStructure

5. Low-LevelControlSoftwareABI

 $\label{eq:low-level} Low-level controls of tware is a collection of Cfunctions described in ebactel.h.$

5.1.Initialization

AbiInitinitializes the ABII ayer. It is called when programming begins. AbiClean up is called when programming completes.

5.2.JTAGCommunication

Thereareseveralprimitivefunctions available to allow the application to fully control the JTAG port. These functions execute by toggling TCK, TDI, and TMS in a sequence that executes the desired operation. TDO is sampled and is available for reading if desired.

6. SoftwareMonitor

Onreset, firmware in the program flash is executed. After initialization to set up chipselects, waits tates, etc, the monitor displays the menuon the LCD and sends a message to the RS232 port.

Themonitormaybecontrolledfromeithertheon-boardbuttonsorviatheRS232portfromaremote PC.Theon-boardbuttonsandLCDdisplaytogetherformasimpleuserinterfacewithahierarchical menu.



Figure 4.MenuStructure

Toprogramadevice, firstoneormore files are downloaded from a PC (seen extsection). The Select Filemenuis used to cycle through the filenames until the desired one is found. Press Enterto return to the main menu. Use the arrow keys to cycle to Program Device, then Enterto begin the programming process. When programming is complete, a message is displayed until any key is pressed.

ToallowinteractionwiththeFPGAafterprogramming,selectMonitorDevice.Inthisstate,theCPU continuallyupdatesthedisplaybyreading32bytesfromthedual-portedmemoryandwritingthose bytestothe32charactersinthedisplay.Line1ofthedisplayisoffset0x00..0x0Fandline2isoffset 0x10..0x1Finthedual-portRAM.Duringprogramming,thesememoryregionsarefilledwithblanks whichwillbedisplayediftheprogrammedFPGAimagedoesnotinitializethememoryregion.

InFPGAMonitormode,dual-portmemorylocation0x20bits0,1,and2reflectthestatesoftheEnter, >,and<keys,respectively.1indicatesthekeyisdepressed.Thekeystatesaredebouncedinthe CPU.ThisfeatureprovidesbasicuserinteractionwiththeprogrammedFPGAimage.

Theremainingspace in the dual-port RAM may be used by the FPGA. Hosts of tware can read and write locations in this memory so two-way communication to / from the PC can be accomplished if desired.

7. RS232CommunicationProtocol

Theon-boardmonitorcanoperateonfilesoncetheyareinthedataflash.Thefilesaredownloaded from the PC to the dataflash via RS232.The RS232 portisfixed at 38400 baudand uses a line-based command/response protocol.Each command and response line ends with a new line.

Command	Response	Action
F	indexnamelength	Selectnextfile.Responseisnewselectedfile.
Del	indexnamelength	Deletefile.Responseisnewselectedfile.
Din	>	Initializedataflash(eraseallfiles).
C <length></length>	indexnamelength >	Createnewfileoflength <length>bytesand name"newNNN"whereNNNisa3-digitdecimal number.Responseisnewselectedfile.</length>
N <filename></filename>	indexnamelength	Renamefile.Responseisselectedfile.
S	>	LoadSrecordintodownloadbuffer.TheSrecord ischeckedforparity.
К	indexnamelength	Writedownloadbuffertoselectedfile.
Хе	>	Eraseprogramflash.
Хр	>	Writedownloadbuffertoprogramflash.
I	>	Initializedownloadbuffertozero.
Р	indexnamelength	ProgramFPGAfromcurrentfile.
W <addr><data></data></addr>	>	WritedatatoaddrineZ80memoryspace.
R <addr></addr>	data >	ReadaddrineZ80memoryspace.
Z	>	Display32bytesat0x7FFFE0onLCD.
V	productname versionnumber >	Retrievefirmwareversioninformation.
JA	>	Abilnit

FirstSiliconSolutions,Inc.

JZ	>	AbiCleanup
JR	>	AbiJtagReset
JI	>	AbiJtagIrEnter
JD	>	AbiJtagDrEnter
JT	>	AbiJtagIdle
JW <clocks></clocks>	>	AbiWait(clocks)
JS <data></data>	tdodata	AbiJtagShift(data,8) Abi ItagRead(tdodata 8)
	-	

8. WindowsHostSoftware

On the Windows PC, as impleprogram allows a user to download files and otherwise control the evaluation board via RS232. The program is a command window based on Tcl/tk and is fully extensible using Tcl/tk scripts. The following table lists the available command sapart from the built-in Tcl commands.

Command	Syntax	Action
help	help	Listcommandsandsyntax.
openport	openport <port></port>	Opencommunicationport. <port>mustbe com1: to com9:.</port>
firmware	firmware	Displayfirmwareversioninformation
version	version	Displaysoftwareversioninformation
download	download <filename> [<remotefilename>]</remotefilename></filename>	CopyfilefromPCtodataflash,thenselectit.If notspecified,theremotefilenameisthesameas thePCfilename.Theremotefilenameislimited to12charactersandmustcontainonlyletters, numbers,underscore,andperiod.
nextfile	nextfile	Selectnextfile.Displaynewfile'sindex,name, andlength(ifany).
deletefile	deletefile	Deleteselectedfile.Displaynewfile'sindex, name,andlength(ifany).
renamefile	renamefile <filename></filename>	Renameselectedfileto <filename>.Displayfile's index,name,andlength.</filename>
programfpga	programfpga	ProgramFPGAfromselectedfile.
monitorfpga	monitorfpga	Showsapopupwindowcontinuouslyupdatedwith themessagefromtheFPGA, readfromdual-port RAMlocations0x00-0x1F.
initdataflash	initdataflash	Initializedataflash(eraseallfiles).
updateprogramflash	updateprogramflash [<filename>]</filename>	Downloadandreprogramfirmwareimageinthe board.Filenamedefaultstoebfw.bin.
LCD	LCD <string></string>	Display <string>onLCD.</string>

Theinstallersetsupaniconwiththefollowingcommandline:

FirstSiliconSolutions,Inc.

c:\Program Files\fs2\ebactel\bin\cliebactel.exe ebstartup.tcl

ebstartup.tclisa2-linescriptthatsetsthedefaultcommunicationport,thencallsthemain initializationscriptinitebactel.tcl.

```
set defaultport "com1:"
source initebactel.tcl
```

If you attacht othe unitvia aport other than com 1:, you can change the portine bstartup.tcl to avoid having to issue an open port commandevery time you start the software.

If a user.tclexists in the start updirectory, it is executed after the general initialization script has completed. This file could be used to install a different commands et, create alternated is play windows, etc.