ARINC 429 – DO254 Compliant
BA511 FactSheet

**Key Features**

**Applicable Standards:**
- Supports ARINC 429 standard part 1, 2 and 3
- Developed according to RTCA/DO-254 ED-80 guidance (DAL A criteria)

**Technical features:**
- Simple asynchronous CPU interface
- Supports up to 32 ARINC 429 inputs and 16 ARINC 429 outputs
- Independent channel configuration via the CPU interface
- 63 word buffer (FIFO) for each ARINC 429 input channel
- 31 word buffer (FIFO) for each ARINC 429 output channel

**Configuration support per channel:**
- Low speed (LS, 12.5KHz) or high speed (HS, 100 KHz) mode
- Disable/Enable
- Programmable Overflow, Parity, Frame error bits
General description

The BA511 is a multi-channel ARINC 429 transmitter and receiver core for serial communication in airborne applications. The BA511 is developed, validated & licensed by BARCO-Silex.

The BA511 has been developed according to the RTCA/DO-254 ED-80 guidelines. These guidelines are required by the Airworthiness Certification Authorities (EASA and FAA) for hardware developments that need to be certified for the use in commercial aircraft equipments.

The BA511 incorporates a simple basic asynchronous CPU interface which can easily be connected to your required interface. Each individual channel can be configured according to your specifications.

Each channel contains a specific buffer (FIFO), which are incorporated in the BA511. This allows efficient data transfer between the CPU and the BA511.

Data items and documentation

**Deliverables**

- VHDL RTL sources compliant to the BARCO coding standard
- Functional verification test benches obtaining 100% code coverage
- Simulation and implementation scripts and logs in order to regenerate the same functional behavior
- Implementation results

**Documentation required for RTCA/DO-254 certification**

- Delivered Documents *(part of the IP package deliverables):*
  - Certification Liaison Process
    - Plan for Hardware Aspect of Certification (PHAC)
    - Hardware Accomplishment Summary
  - Hardware Development Process
    - Requirements capture
    - Conceptual design data
    - Detailed design data
    - Datasheet
  - Hardware Verification and Validation Process
    - Traceability Matrices
    - Hardware Verification Procedures
    - Verification Reports
  - Hardware Configuration Management Process
    - Hardware Configuration Index
    - Hardware Environment Configuration Index
  - Hardware Process Assurance Process
    - Audit report
    - Records

- Available Documents *(for audit purpose only, not part of the IP package deliverables):*
  - Hardware Planning Process
    - Hardware Development Plan
    - Hardware Validation and Verification Plan (HVVP)
    - Configuration Management Plan
    - Hardware Process Assurance Plan
  - Hardware Verification and Validation Process
    - All reviews, audits and corresponding checklists
### Implementation Data

<table>
<thead>
<tr>
<th>Device</th>
<th>Description</th>
<th>System Clock</th>
<th>Needed Resource</th>
</tr>
</thead>
<tbody>
<tr>
<td>Actel PROAsic3</td>
<td>* 8 Rx channels</td>
<td>50 MHz</td>
<td>* 6500 tiles</td>
</tr>
<tr>
<td>A3P1000</td>
<td>* 4 Tx channels</td>
<td></td>
<td>* 6 memory blocks (4,608-bits block)</td>
</tr>
<tr>
<td></td>
<td>* CPU interface</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Actel PROAsic3</td>
<td>* 32 Rx channels</td>
<td>50 MHz</td>
<td>* 19874 tiles</td>
</tr>
<tr>
<td>A3P1000</td>
<td>* 16 Tx channels</td>
<td></td>
<td>* 20 memory blocks (4,608-bits block)</td>
</tr>
<tr>
<td></td>
<td>* CPU interface</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

### Hardware Design Life cycle Process

The hardware design life cycle process described in RTCA/DO-254 ED-80 has been applied.

### Service Experience

The BA511 is derived from ARINC429 modules that have been integrated in at least 3 different types of cockpit video displays, implemented in different FPGAs, for which some displays were granted for TSO and ETSO certification (DAL-A and DAL-B).

### Signal description

Refer to the datasheet document for a more detailed description.

<table>
<thead>
<tr>
<th>Pin Name</th>
<th>Dir.</th>
<th>Size</th>
<th>Active edge</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Global Interface</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>ClkSys</td>
<td>I</td>
<td>1</td>
<td></td>
<td>Global clock (Rising edge only)</td>
</tr>
<tr>
<td>nRst</td>
<td>I</td>
<td>1</td>
<td>low</td>
<td>Global asynchronous reset</td>
</tr>
<tr>
<td><strong>CPU Interface</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Data_in</td>
<td>I</td>
<td>32</td>
<td></td>
<td>CPU Data input</td>
</tr>
<tr>
<td>Addr</td>
<td>I</td>
<td>8</td>
<td></td>
<td>CPU Address</td>
</tr>
<tr>
<td>nRE</td>
<td>I</td>
<td>1</td>
<td>low</td>
<td>Read Enable</td>
</tr>
<tr>
<td>nWE</td>
<td>I</td>
<td>1</td>
<td>low</td>
<td>Write Enable</td>
</tr>
<tr>
<td>nCS</td>
<td>I</td>
<td>1</td>
<td>low</td>
<td>Chip Select</td>
</tr>
<tr>
<td>Data_out</td>
<td>O</td>
<td>32</td>
<td></td>
<td>CPU Data output</td>
</tr>
<tr>
<td><strong>ARINC429 Interface</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>A429_TxA</td>
<td>O</td>
<td>16</td>
<td></td>
<td>ARINC Tx line A</td>
</tr>
<tr>
<td>A429_TxB</td>
<td>O</td>
<td>16</td>
<td></td>
<td>ARINC Tx line B</td>
</tr>
<tr>
<td>A429_RxA</td>
<td>I</td>
<td>32</td>
<td></td>
<td>ARINC Rx line A</td>
</tr>
<tr>
<td>A429_RxB</td>
<td>I</td>
<td>32</td>
<td></td>
<td>ARINC Rx line B</td>
</tr>
<tr>
<td><strong>Status Interface</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>A429HiSpd_Out</td>
<td>O</td>
<td>1</td>
<td>high</td>
<td>ARINC Tx Speed</td>
</tr>
<tr>
<td>A429TxStat</td>
<td>O</td>
<td>1</td>
<td>high</td>
<td>ARINC Tx Status</td>
</tr>
<tr>
<td>A429RxStat</td>
<td>O</td>
<td>1</td>
<td>high</td>
<td>ARINC Rx Status</td>
</tr>
</tbody>
</table>
Barco Silex overview

Barco Silex is a micro-electronic design house located in Belgium and France belonging to the Barco group. It has 15 years of industrial experience in the ASIC and FPGA markets and offers you long term support and continuity.

Barco Silex has established a solid reputation in the development of DO-254 certifiable HW design date. Numerous FPGAs and ASICs have been developed for ETSO and TSO certified products from DAL-D towards DAL-A.

Starting from your upper level requirements (board requirements), we provide all services needed to create the necessary hardware design life cycle data according to a DO-254 requirements process.

We achieve this by means of a broad suite of development and verification tools, a state-of-the-art knowledge about the latest ASIC and FPGA technologies and excellent relationships with those partners. This is why our services are valued by industry leading professionals worldwide.

Combining high-end know-how in design and verification processing, custom design capabilities (ASIC/FPGA/DSP/IP) and a thorough experience of the DO-254 recommendations, the company delivers high-quality custom-built DO-254 compliant VHDL design solutions.

Barco Silex IP products

Barco Silex design expertise is also made available through a wide portfolio of IP products, with a strong focus on high performance, reliability, life cycle guarantee and quality.
All these IP cores have been designed and fully verified by Barco Silex, which guarantees high IP quality as well as best support during your integration phase.

Deliverables include:
- RTL code or netlist (depending on license type)
- Functional simulation testbench
- Synthesis script
- Full documentation (depending upon the required quality standard)

For some of them, we can also provide you with simulation models and a design kit.

These "off the shelf", high quality IP cores provide you with the fastest and most efficient way of integrating complex functionalities on FPGAs or ASICs, while meeting short time to market constraints.

More information

Order-reference: BA511

For additional information and other IP products contact:
Barco – Silex
e-mail: barco-silex@barco.com
http://www.barco-silex.com

or the local Barco Silex design centers:

<table>
<thead>
<tr>
<th>Belgium</th>
<th>France</th>
<th>France</th>
</tr>
</thead>
<tbody>
<tr>
<td>Scientific Park</td>
<td>ZI Peynier- Rousset</td>
<td>171b, Av. du Gal De Gaulle</td>
</tr>
<tr>
<td>Rue du Bosquet 7</td>
<td>Route de Trets Imm CCE</td>
<td>Bat C</td>
</tr>
<tr>
<td>1348 Louvain-la Neuve</td>
<td>13790 Peynier</td>
<td>92200 Neuilly sur Seine</td>
</tr>
<tr>
<td>+32(0)10/45.49.04</td>
<td>+33 1 47 38 30 89</td>
<td>+33 1 47 38 30 89</td>
</tr>
</tbody>
</table>