# **SYNOPSYS**<sup>®</sup>

# Synopsys<sup>®</sup>, Inc.

700 East Middlefield Road Mountain View, CA 94043 USA Phone: (U.S.) +1 650.584.5000 Website: www.synopsys.com Support: www.solvnet.com

# Synphony Model Compiler Release Notes

Version G-2012.09M-2 Microsemi Edition, March 2013

Publication Version 01

# Contents

| About This Release                              |
|---|
| What's New in This Release                      |
| Platform Support                                |
| Running MATLAB in 32-Bit Mode                   |
| Supported Tools                                 |
| Installing the Synphony Model Compiler Software |
| Known Problems and Solutions                    |

# **About This Release**

The Synphony Model Compiler software provides a high level algorithm modeling environment and a powerful DSP synthesis engine that creates optimized implementations of the algorithm in RTL. The modeling environment is based on the MATLAB<sup>®</sup> Simulink<sup>®</sup> environment from The MathWorks<sup>®</sup> with which it is integrated. The RTL (Verilog and VHDL) generated by the software requires Synplify Pro<sup>®</sup> or Synplify<sup>®</sup> Premier for logic synthesis into FPGAs.

# What's New in This Release

The following table lists the features introduced in this release. For details about these features, refer to the documentation.

| Feature                                   | Details  |
|---|--|
| G-2012.09M-2 Features                     |  |
| Expanded device support                   | Updated to include other Microsemi device families.  |
| G-2012.09M-1 Features                     |  |
| Additonal device support                  | SmartFusion 2 devices are now supported.   |
| G-2012.09M Features                       |  |
| New blocks                                | The Flow Control Buffer block supports forward and<br>backward flow control.<br>See <i>Library of Application Examples</i> on page 2 for<br>information about accessing Beta versions of FIR blocks. |
| RTL encapsulation improvements            | New interface<br>Simplified port configuration specification<br>Runtime improvements for the generated C model.  |
| Resource estimates                        | A new section in the log file lists hardware resource usage<br>estimates after high-level synthesis. This information is<br>also displayed in the MATLAB console.                                    |
| Multicycle path constraints on subsystems | You can set Tcl constraints that treat paths between<br>enabled registers on the specified subsystem as multicycle<br>paths.   |
| Global reset/enable generation            | You can control the generation of global resets and enables. You can remove global enables for all targets.  |
| Retiming aggressiveness factor            | You can now set a scale factor to specify how aggressively<br>the algorithm should work during retiming.   |

## Library of Application Examples

A library of application examples is included with the release in the mathworks/toolbox/Synopsys/SynphonyHLS/demos/APPEX directory. These examples are built as custom blocks. The library now includes the renamed FIR2 block from the previous release, called FIR2\_Beta1. It also includes the Beta version of a block called FIR2\_Beta2, which is new in this release.

# **Platform Support**

This release of the software supports the following platforms and operating systems. The platforms listed in the Recommended column are the best ones to use. The ones in the Supported column have not been tested as much, and some features might not be supported. Operating systems in the Compatible column should work but have not been extensively tested. For some older versions, certain features might not be supported or workarounds might be required.

| Recommended                                      | Supported   | Compatible   |
|--|---|--|
| Microsoft Windows                                |   |  |
| Windows 7: 64-bit                                | Windows 7: 32-bit SMC on 64-<br>bit OS<br>Windows XP: 32-bit OS | Windows 7: 32-bit SMC on 32-bit<br>OS<br>Windows Vista: 32-bit SMC on 64-  |
|  |   | bit OS   |
|  |   | Windows XP: 64-bit OS  |
| Linux  |   |  |
| Red Hat Enterprise<br>Linux 6: 64-bit OS         | RHEL 6: 32-bit SMC on 64-bit<br>OS                              | RHEL 5: 32-bit SMC on 32-bit OS<br>RHEL 4: 32-bit and 64-bit OS  |
| RHEL 5: 64-bit OS                                | RHEL 5: 32-bit SMC on 64-bit<br>OS                              |  |
|  | See <i>Running MATLAB in 32-Bit</i><br><i>Mode</i> on page 3.   |  |
| SuSE Linux<br>Enterprise Server 11:<br>64-bit OS |   | SUSE 11: 32-bit SMC on 32-bit OS<br>SUSE 10: 32-bit and 64-bit OS<br>See <i>Running MATLAB in 32-Bit</i><br><i>Mode</i> on page 3. |

# **Running MATLAB in 32-Bit Mode**

To run MATLAB in 32-bit mode, you must set the MATLAB\_ARCH environment variable to glnx86 (i.e., setenv MATLAB\_ARCH glnx86 for C shell, or export MATLAB\_ARCH = glnx86 for BASH shell) before starting MATLAB.

For x86\_64, you must select the Linux (x86) platform when you install MATLAB.

# **Supported Tools**

The following table lists the recommended versions of other tools that you can use with the Synphony Model Compiler software. The terms are explained below:

Recommended

Tested with this version combination; feature development synchronized with features in these versions.

• Supported

Some tests run with this version combination; some features may not be supported.

#### • Compatible

Minimal or no testing with this version, but should be generally compatible; may require minor workarounds. Some features might not be supported.

|   | Recommended  | Supported  | Compatible   |
|---|--|--|--|
| The Mathworks Tools   | 7.14 (2012A)<br>7.13 (2011B)   | 7.12 (2011A)   | 7.11 (2010B)   |
| <b>FPGA Logic Synthesis</b><br>(Synplify Pro/Premier)                       | G-2012.09  | G-2012.09  | <ul> <li>Older and newer versions,<br/>with these exceptions:</li> <li>Differences in<br/>supported devices</li> <li>QoR improves with<br/>newer versions</li> </ul> |
| C Output Compile<br>Environment<br>RTL Encapsulation<br>Compile Environment | Linux: GCC 4.2.2<br>Windows 64-bit:<br>Visual C++ 2010<br>and Microsoft<br>Windows 7 SDK 7.1.<br>See C Compiler Tool<br>for C Output and<br>RTL<br>Encapsulation on<br>page 4 for details.<br>Windows 32-bit:<br>Microsoft Visual<br>Studio 2010 | Windows:<br>Microsoft Visual<br>Studio 2005<br>Microsoft Visual<br>Studio 2008 with<br>Microsoft<br>Windows SDK<br>6.1 | Linux: Other GCC<br>versions<br>Windows: Microsoft<br>Windows SDK  |
| RTL Simulation  | Linux: VCS MX<br>D-2010.06<br>Windows: Riviera   | ModelSim SE 6.5  | Other versions of VCS<br>MX, Riviera, ModelSim,<br>and ActiveHDL   |
| RTL Code Checking   | LEDA D-2010.03   |  | Older versions of LEDA   |

## C Compiler Tool for C Output and RTL Encapsulation

MATLAB does not include a C compiler with the 64-bit platform, so you must install this tool separately. The SMC tool requires the compiler to generate C output and for RTL encapsulation. These are the recommended tools to use:

• 32-bit Operating Systems

Download and install Visual C++ from http://www.microsoft.com/visualstudio/en-us/products/2010editions/visual-cpp-express.

• 64-bit Operating Systems

Download and install the following in the order listed:

- Visual C++ 2010 with 64-bit libraries from http://www.microsoft.com/visualstudio/en-us/products/2010editions/visual-cpp-express.
- Microsoft Windows 7 SDK from http://www.microsoft.com/enus/download/details.aspx?id=8279.

See the MathWorks website for the most current information about compilers supported by MATLAB:

| MATLAB 2012A | http://www.mathworks.com/support/compilers/R2012a/index.html |
|--------------|--|
| MATLAB 2011b | http://www.mathworks.com/support/compilers/R2011b/index.html |
| MATLAB 2011a | http://www.mathworks.com/support/compilers/R2011a/index.html |

# Installing the Synphony Model Compiler Software

The Synphony product is based on a foundation of the MATLAB and Simulink design tools. These applications must be installed before the Synphony product.

- Setting up the SMC Software for Microsemi FPGA Design, on page 5
- Setting up the SMC Software Under MATLAB, on page 6
- MathWorks Required Features, on page 8

The installation subdirectory name consists of the product name and an associated version number. This permits multiple versions to be installed in the same product directory.

## Setting up the SMC Software for Microsemi FPGA Design

The following procedure describes how to install and set up the tool in your environment. You must install the other required tools, set up the Synphony Model Compiler software, and integrate it into the MATLAB environment.

#### Setting up Other Required Tools

1. Make sure you are working with a recommended operating system.

The recommended operating system is 64-bit Windows 7, but check *Platform Support* on page 3 for other operating systems.

- 2. Install Libero.
- 3. Check that you have access to the Synplify Pro or Synplify Premier logic synthesis tool.
- 4. Install MATLAB and Simulink.
  - The recommended version is the 64-bit 2011B version of the software. See Supported Tools on page 3 for information about other versions.
  - Make sure your setup includes all the required modules described in *MathWorks Required Features* on page 8.
- 5. Download and install Visual C++ with 64-bit libraries, as described in *C Compiler Tool* for *C Output and RTL Encapsulation* on page 4.

## Setting up the Synphony Model Compiler Software

After you have set up the other tools, doe the following to install the Synphony Model Compiler software and set up your licence:

- 1. Download the Synphony Model Compiler software from the Microsemi download page: http://www.actel.com/download/software/dsp/default.aspx.
- 2. Set up your license:
  - Obtain the SMC license from https://www.actel.com/portal/default.aspx?r=1.
     You get a license.dat file with the SMC license features.
  - Download the license daemons from http://www.actel.com/products/software/libero/licensing.aspx#daemons.
  - Follow the Synphony Model Compiler setup instructions in the Libero Install Guide. The license.dat file also includes instructions on setting up the license server and the environment variables.
- 3. Run the SMC executable you downloaded.

You can now set up the SMC software to run under MATLAB, as described in *Setting up the SMC Software Under MATLAB* on page 6.

## Setting up the SMC Software Under MATLAB

Once you have installed the Synphony Model Compiler tool and set up the licensing, use the following procedure to integrate the tool into the MATLAB environment.

- 1. Start MATLAB.
  - In MATLAB, change the working directory to

*installDirectory/synphony\_mc\_version/mathworks* where *synphony\_mc\_version* is the Synphony Model Compiler release version string. If a previous version of the Synphony Model Compiler tool was installed, you must start a new MATLAB session.

- Type setup to execute the setup script (setup.m file) in the working directory.

Note that the setup script adds some paths to certain scripts in the MATLAB installation directory. If you do not have write permission to the MALAB installation, add the information manually using the addpath commands.

The tool then opens the Timing Engine Configuration dialog box. where you specify the timing mode you want to use and the timing engine to be used for advanced timing mode.

- 2. Specify the following in the Timing Engine Configuration dialog box:
  - If you want to use Advanced Timing Mode, where the timing engines from the logic synthesis tools are used for timing estimates, set the Default Mode options to Advanced Timing Mode. Specify the option that corresponds to the target technology for your design.

You can also leave this option set to Estimation Mode for now and reset it later by specifying the syn\_set\_atm function at the command line. Estimation Mode is the recommended initial setting for Microsemi designs.

- Specify a path to the timing engine to be used for Advanced Timing Mode. For FPGA targets, specify the path to the Synplify Pro or Synplify Premier executable.

| Synplify Pro executable    | C:\SynFPGA\syn201009sp2\bin\synplify_pro.exe |   |
|----------------------------|--|---|
| Design Compiler executable |  |   |
| DC Setup file              |  |   |
| FPGA Default Mode          | Advanced Timing Mode                         | J |
| ASIC Default Mode          | Advanced Timing Mode                         |   |

3. When prompted for a MEX compiler, specify a supported compiler and confirm the selection.

The compiler is required for certain tool features like RTL encapsulation and C-output. See *Setting up Other Required Tools* on page 5 for information. You can also run the mex -setup command later in the process to change the compiler.

The tool confirms the successful setup with a popup window. Click OK to close the window.

- 4. Double check the installation by typing the following at the MATLAB command line:
  - Type shlsroot. The software echoes the path where the Synphony Model Compiler tool is installed.
  - Type path. The window shows the path where the MATLAB software is installed.
  - Check the version number by typing shlsver. You see information about the installed version of the Synphony Model Compiler tool.
  - Check that you have all the necessary MATLAB features installed by typing the following at the MATLAB prompt:

setup('check')

This command checks the platform and licenses for the MATLAB features required for the Synphony tool. It lists all the licenses it finds, and generates warnings for any missing licenses. For a list of the MATLAB features, see *MathWorks Required Features* on page 8.

# **MathWorks Required Features**

Your MathWorks installation must include the following features for the Synphony Model Compiler tool to run correctly. Make sure you install all the toolboxes and features described below.

| Feature                          | Description   |  |  |
|----------------------------------|---|--|--|
| MATLAB                           | This is the main MathWorks desktop, and has scripting capabilities for algorithm development and data analysis.   |  |  |
| Simulink                         | Provides an interactive graphical environment and a customizable set of block<br>libraries that together let you accurately design, simulate, implement, and test<br>systems. It has a built-in notion of time (continuous and multi-rate discrete).  |  |  |
| Fixed Point<br>Toolbox           | Provides fixed-point data types and arithmetic in MATLAB. Use it to develop<br>algorithms for testing, modeling, and verifying your fixed-point implementations.<br>It also includes an interface from Simulink Fixed Point to MATLAB Fixed Point<br>workspace.   |  |  |
| Simulink<br>Fixed Point          | Enables the fixed-point data type in Simulink. Use it to execute fixed-point simulation in Simulink, Stateflow, the Signal Processing Blockset, and the Video and Image Processing Blockset. It includes tools to identify overflow and saturation errors.  |  |  |
| Filter Design<br>Toolbox         | Required for R2010B and earlier releases. Starting with R2011A, these features<br>have been merged into the DSP System Toolbox.<br>Lets you design, simulate, and analyze fixed-point, adaptive, and multirate<br>digital filters. It extends the capabilities of the Signal Processing Toolbox with<br>filter architectures and design methods, like adaptive and multirate filtering.<br>When used with the Fixed-Point Toolbox, the Filter Design Toolbox provides<br>functions that simplify the design of fixed-point filters and the analysis of<br>quantization effects. |  |  |
| Signal<br>Processing<br>Blockset | Required for R2010B and earlier releases. These features are now merged into<br>the DSP System Toolbox.<br>Provides a foundation blockset for DSP simulation in Simulink. It extends<br>Simulink functionality with efficient frame-based processing and blocks for<br>signal processing systems.   |  |  |
| Signal<br>Processing<br>Toolbox  | Lets you perform signal processing, analysis, and algorithm development. The<br>Signal Processing Toolbox is a collection of industry-standard algorithms for<br>analog and digital signal processing. It provides graphical user interfaces for<br>interactive design and analysis and command-line functions for advanced<br>algorithm development. It includes basic filter functionality (with FDATool).  |  |  |
| DSP<br>System<br>Toolbox         | Required for releases from R2011A onwards.<br>Provides algorithms and tools for the design and simulation of signal processing systems.   |  |  |

# **Known Problems and Solutions**

The issues have been categorized as follows:

- MathWorks Interface Issues, on page 9
- Synphony Model Compiler Tool Issues, on page 11
- Platform-Specific Issues, on page 14

## **MathWorks Interface Issues**

This section describes tool compatibility issues between the Synphony tool and the MathWorks tools, MATLAB and Simulink.

#### **MathWorks Installation Fails**

A MathWorks installation can fail if during the installation of the Synphony Model Compiler tool or any other tool, the LM\_LICENSE\_FILE variable points to an infrastructure that does not include a MathWorks license. In such a case, the MathWorks software will not be able to do a full installation.

**Solution:** Unset LM\_LICENSE\_FILE during the installation of MathWorks. Refer to the *Installation and License Configuration* document for information about using the LM\_LICENSE\_FILE and SNPSLMD\_LICENSE\_FILE variables.

#### FDATool Compatibility Between MathWorks Versions

When you migrate a design that contains the FDATool block from one MathWorks release to another, you could get a Simulink error message about the need to redesign the filter. You get this message because of embedded data compatibility in MathWorks; the older Simulink library is not compatible with the newer library.

**Solution:** Select the FDATool instance that was captured with an older version of Simulink. Double-click the instance, and check that your parameter settings are still all intact. Make a small change, undo the change and then click Design Filter, and close the window. The filter coefficient database is updated to the new format required by the new version of Simulink.

#### Slow Initialization and Startup in Mathworks

Mathworks initialization and startup is slow.

**Solution**: In addition to setting your search path as described in *Error Message: @E: DSP Optimization/RTL Generation Failed* on page 13, you can speed up the initial startup time for the MathWorks tool by following these guidelines:

- Keep the LM\_LICENSE\_FILE environment variable to just 1 or 2 entries. Make sure there are no extra spaces. Refer to the *Installation and License Configuration* document for information about using the LM\_LICENSE\_FILE and SNPSLMD\_LICENSE\_FILE variables.
- Try to migrate vendor licenses to their respective <VENDOR>\_LICENSE\_FILE variables.

#### Simulink Data Type Errors in Designs with Loops

In a design with loops, if the data type is not explicitly stated along the loop, you can get unexpected errors during the data type propagation stage of Simulink. This is because there can be a conflict between the implicit propagated data type over the loop and the propagated data type driven back to the loop.

**Solution:** It is a good design practice to insert a Convert block into the loop, and explicitly cast its output data format to the desired data type.

## Simulink Fails to Open .mdl File

When MathWorks .mdl files with Synphony designs are exchanged between teams in different regions, Simulink sometimes does not recognize the files when you try to open them, and displays the following message: "*designName*.mdl is not a valid design name or it does not exist."

**Solution:** This is related to the different character encodings possible on different machines in different regions. To solve this problem, do the following:

- 1. Open the MDL file as text, and search for "slCharacterEncoding." Check the embedded character encoding.
- 2. At the MathWorks command prompt, type slCharacterEncoding. This shows the currently active character encoding, and they should match for the file to open.
- 3. If the two do not match, close all open Simulink models, go to the command prompt and type slCharacterEncoding('<*desiredCharacterEncodingFromMDLFile*>')

The MDL file should open without problems now. For more information, check the information using help slCharacterEncoding from the command line.

#### Simulink Blocks Move When an Invalid Value is Entered in the Mask Dialog Box

There is a Simulink bug that occurs in masked subsystems initialized by M scripts. If you add a block with a position declaration in the M script and enter an illegal mask value which is used by add\_block inside the script, the add\_block operation fails. However, the position declaration moves the parent block to the place where the added block was supposed to be placed.

**Solution:** You can use any of the following methods:

- Remove mask callbacks which do set\_params operations.
- In the M script, separate the add\_block from the parameter settings for the added block. First, use add\_block with just the block name to define the block. Then, set the position and other parameters separately with set\_params.
- Contact support@mathworks.com.

#### Large Models Crash Simulink Environment

If you specify unrealistic sizes of RAM, ROM or FIFO, the Simulink models crash the environment.

**Solution:** Use realistic sizes that are a couple of MB.

#### Verilog-C Interface Wrapper Scripts and VHDL-Only Implementations

The generated VPI script does not function when used in a VHDL-only implementation. This limitation occurs because the script files exclusively uses test benches from the Verilog folder. In a VHDL-only implementation, the test bench is not generated. This means that the script references a non-existent test bench, which results in a failure during simulation.

**Solution:** Enable a Verilog implementation to generate the Verilog testbench for Verilog-C interface wrapper scripts.

# Synphony Model Compiler Tool Issues

This section describes known issues in the Synphony Model Compiler tool.

#### **Crash After Error During Model Update**

If there are errors in the model during model updates or simulation runs, intermittent crashes might occur.

**Solution:** The tool displays an error message before the crash. Correct the error and run the model again.

#### **RAM Block Messages**

You might see the following RAM block check messages when you specify RAM blocks:

Prioritized write access control is not allowed for multi-ate RAM

Address ports of the RAM block should have the same integer length

**Solution:** You see these messages if you did not follow the rules for specifying RAM blocks. The situations that cause each message are described below:

| Prioritized write<br>access control is not<br>allowed for multi-rate<br>RAM | You see this message if you enable the Write Prioritization<br>option when the read and write ports of the RAM have<br>different sample rates. When the read and write ports<br>have different sample rates, the tool writes out a multi-<br>rate RAM in the RTL, which cannot use write access<br>control logic.<br>To avoid this message, only enable the Write Prioritization<br>option when both ports have the same rate. |
|---|--|
| Address ports of the<br>RAM block should have<br>the same integer length    | You see this message when the signals that feed the address ports of the RAM do not have the same word length.   |
|   | block use signals with the same data type.   |

#### **Component Naming**

The generated code may not successfully compile in Simulink designs that have signals, blocks, ports, or subsystems that share the same name as another signal, block, port or subsystem.

Solution: Use unique names for models, ports, signals, blocks, and subsystems.

#### Illegal Character in Subsystem or Signal Names

If a model designed with an earlier Synplify DSP version of the software has subsystem or signal names that contain an illegal character, the tool will not successfully generate RTL code. This is because the subsystem consolidation and signal tracing features introduced in the 3.8 version of the software require legal names.

Solution: Replace the illegal characters in the subsystem or signal names with legal ones.

## Infeasible Path Error

You might get an infeasible path error if you have a zero-offset Downsample block immediately followed by an Upsample block, and if you choose either the Hold input sample option of the Upsample block or if the sample offset of the Upsample block is less than the upsample rate divided by the downsample rate. This is because the zero-latency implementation of the zero offset Downsample block means that its output is not valid for the first fast clock cycle. So the tool does not allow any Upsample blocks to sample the Downsample block output during this period.

You might also get this infeasible path error if you have a zero-offset Downsample block immediately followed by a Commutator or a multi-rate Mux block, as the implementation of these blocks require autogenerated Upsample blocks with zero offsets.

**Solution:** Insert a delay element on the infeasible path between the Downsample block and the subsequent block (Upsample/Commutator/Mux), or set the offset of the Downsample block to a non-zero value.

If the infeasible path is between a Downsample and an Upsample block you can also set the offset of the Upsample block to a non-zero value.

If possible, enable Retiming. When this optimization is enabled, the tool automatically tries to fix the infeasible path by inserting delay elements in to the path.

#### **Using Custom User Libraries**

When you use the new version of the software, you might not be able to update older designs which use your own custom libraries, especially if these libraries include Convert, Add, Mult, Gain, FFT, FIR, FIR Engine, FIR Rate Converter, or RFIR blocks.

**Solution:** First update you user library manually. Then start the tool and use the current version of the Synphony Model Compiler library. You must convert the initialization scripts for these blocks properly before updating the custom libraries, because the block parameters have new quantization capabilities.

#### **License Reporting**

While the software supports both LM\_LICENSE\_FILE and SNPSLMD\_LICENSE\_FILE environment variables, the FLEXnet Imutil Imstat command only reports the licenses in LM\_LICENSE\_FILE.

**Solution:** If you want to use the lmutil lmstat command for diagnostics, use LM\_LICENSE\_FILE to point to the license. However, this could result in slow initialization, as described in *Slow Initialization and Startup in Mathworks* on page 9.

#### **RTL Generation Fails with Error Message**

RTL generation fails with the following error message:

@E: Error: Could not find block *blockName* in the side information file. Side info file may be out of date. Please run the simulation before attempting to generate RTL.

**Solution:** Typically this occurs because the block name uses characters that are not supported for RTL generation (for example, (), and []). Remove the offending characters from the name and rerun RTL generation.

## **Block Output Mismatch**

On some blocks like Add and Gain, the size of the input fraction length can cause internal operators to require more than 128 bits, and you can get a mismatch on the output.

**Solution:** Simulink fixed point data type supports fixed point numbers up to 128 bits. Be aware of internal word growth required for different operands and set the inputs so that the final output does not exceed 128 bits.

## syn\_get\_coefs Script Does Not Support Second Order Sections

The MathWorks FDA tool decomposes the IIR filter into second order sections (SOS) instead of one single section with feedback and forward coefficients, and the syn\_get\_coefs script does not currently support this.

**Solution:** Use Edit->Convert to Single Section to change it to a single section. The syn\_get\_coefs script can handle a single section. This will be fixed in a future release.

#### Error Message: @E: DSP Optimization/RTL Generation Failed

Sometimes, the synthesis run fails with this error message "@E: DSP Optimization/RTL Generation failed," because of a license access problem. If the Mathworks desktop is taking a long time to initialize at startup, it is looking for a license (which can take a couple of minutes). This can also interfere with the invocation of the synthesis algorithms.

**Solution:** Set the LM\_LICENSE\_FILE variable so that the MathWorks license is first in the path. The typical location of the MathWorks license file is *MATLABInstallationDirectory*/bin/win32/ license.dat. Note that the MathWorks specific MLM\_LICENSE\_FILE is checked after the LM\_LICENSE\_FILE, so that can make matters even worse. See *Slow Initialization and Startup in Mathworks* on page 9 for additional ways to speed up initialization.

## Underscore Characters in the Generated VHDL

The Synphony Model Compiler tool replaces the following illegal characters in a port or instance name with the underscore character.

| '.' Dot                | '/' | Slash                 |
|------------------------|-----|-----------------------|
| '\n' New line          | • • | Space                 |
| '(' Parenthesis, open  | '[' | Square bracket, open  |
| ')' Parenthesis, close | ']' | Square bracket, close |

If the illegal character is the first character in an HDL level name, the generated VHDL code will begin with an underscore, which is illegal in VHDL. For example, if the port name is 'Output' in the Simulink MDL file, the Synphony Model Compiler tool generates VHDL with the port name \_Output.

**Solution:** Remove the leading or trailing space in the Simulink model instance or port name. You can check for leading and trailing spaces by clicking on the name in Simulink and moving the cursor to the beginning of the name.

## **RTL-Aldec Simulation Mismatch During Initialization of the FIR Filter**

You can get RTL-Aldec simulator mismatches when folded FIR filters are initialized, because of initialization to zero.

**Solution:** You can work around this by adding the -dbg switch when specifying compilation. For example:

acom -dbg "test.vhd" "test\_Test.vhd"

#### Verilog and VHDL Keywords

If you use Verilog or VHDL keywords as names for ports or instances, the generated Verilog or VHDL code does not compile.

**Solution:** Make sure that the ports and instances in your designs do not have names that are the same as Verilog or VHDL keywords.

#### **Currently Unsupported Features**

The following features are not currently supported. Their support will be addressed in future releases:

- Signal clock offsets are not fully supported. The software does not support an offset for sample-rate definition. Simulink does not allow a phase offset for any multi-rate situations (using Upsample or Downsample blocks), so Synphony Model Compiler does not support it either.
- Multiport RAM is not supported for Actel targets. If you generate RTL for such blocks, they can fail synthesis.
- Asynchronous read/write RAM blocks are not supported for Actel targets. If you generate RTL for such blocks, they can fail synthesis.

#### **Demo Design for Multicycle Path Constraint**

The multi\_cycle\_subsystem.mdl design included with the software illustrates multicycle path constraints on a subsystem. If you synthesize this design, you get an Invalid mode error. This is because the implementation is set up with a non-Microsemi FPGA target that is not supported in the Microsemi edition of the tool.

Solution: Edit the implementation and select a Microsemi target before running the design.

## **Platform-Specific Issues**

This section describes platform-specific issues in the Synphony Model Compiler tool.

#### Inconsistent License Mode Error (Linux)

When you launch synthesis with SHLSTool, you might see an Inconsistent License Mode error. This known problem occurs when the default shell is set to /bin/tcsh.

**Solution:** Set an environment variable to point to the sh shell. For example: setenv MATLAB SHELL /bin/sh.

### VPI Simulation on 64-bit SUSE Might Not Work

The tool might not work when you run VPI simulation using vcs.ksh on the SUSE 64-bit platform with Linux 4.2.2 GCC.

**Solution:** This only occurs when you use the Linux 4.2.2. GCC distribution for VPI simulation on the SUSE 64-bit platform. Work around this by using the native GCC available in SUSE, instead of 4.2.2 GCC.



Synopsys, Inc. 700 East Middlefield Road, Mountain View, CA 94043 USA Phone: +1 650 584-5000 or +1 800 541-7737 www.solvnet.com

Copyright © 2013 Synopsys, Inc. All rights reserved. Specifications subject to change without notice. Synopsys, Behavior Extracting Synthesis Technology, Certify, DesignWare, HDL Analyst, Identify, SCOPE, "Simply Better Results", SolVNet, Synplicity, the Synplicity logo, Synplify, Synthesis Constraints Optimization Environment, and VCS are registered trademarks of Synopsys, Inc. BEST, HAPS, HapsTrak, High-performance ASIC Prototyping System, IICE, MultiPoint, Physical Analyst, and System Designer are trademarks of Synopsys, Inc. All other names mentioned herein are trademarks or registered trademarks of their respective companies.