



PCN Number: 0907

PCN Change Level: Major

PCN Date: June 29, 2009

Subject: Changes to Datasheet Specification for Military Temperature and MIL-STD-883 Class B ProASIC<sup>PLUS</sup>® FPGAs

Dear Customer,

This notification provides notice that Actel will make changes to the datasheet specifications for the military temperature and MIL-STD-883 Class B ProASIC<sup>PLUS</sup> FPGAs ([http://www.actel.com/documents/ProASICPlus\\_DS.pdf](http://www.actel.com/documents/ProASICPlus_DS.pdf)). Changes will be made in three separate areas, explained below, in order to improve test yield and product availability. No products other than the military temperature and MIL-STD-883 Class B versions of ProASIC<sup>PLUS</sup> are affected at this time. A full list of the affected part numbers is provided in Appendix A. Actel will begin shipping product in compliance with the revised datasheet specifications no earlier than 90 days after the date on this PCN.

**1. 3.3 V I/O V<sub>OH</sub> and V<sub>OL</sub> specification changes**

Actel is making changes to the 3.3 V V<sub>OH</sub> and V<sub>OL</sub> specifications. Specifically, changes have been made to the drive currents at which 3.3 V V<sub>OH</sub> and V<sub>OL</sub> voltage levels are measured and are now split by slew rate. The old and new specifications are listed below.

Old specification, from ProASIC<sup>PLUS</sup> datasheet v5.7:

Table 1-22 • DC Electrical Specifications (V<sub>DDP</sub> = 3.3 V ±0.3 V and V<sub>DD</sub> = 2.5 V ±0.2 V)

Symbol	Parameter	Conditions	Commercial/Industrial/ Military/MIL-STD-883 <sup>1, 2</sup>			Units
			Min.	Typ.	Max.	
V <sub>OH</sub>	Output High Voltage 3.3 V IO, High Drive (OB33P)	I <sub>OH</sub> = -14 mA I <sub>OH</sub> = -24 mA	0.9V <sub>DDP</sub> 2.4			V
	3.3 V IO, Low Drive (OB33L)	I <sub>OH</sub> = -6 mA I <sub>OH</sub> = -12 mA	0.9V <sub>DDP</sub> 2.4			
V <sub>OL</sub>	Output Low Voltage 3.3 V IO, High Drive (OB33P)	I <sub>OL</sub> = 15 mA I <sub>OL</sub> = 20 mA I <sub>OL</sub> = 28 mA			0.1V <sub>DDP</sub> 0.4 0.7	V
	3.3 V IO, Low Drive (OB33L)	I <sub>OL</sub> = 7 mA I <sub>OL</sub> = 10 mA I <sub>OL</sub> = 15 mA			0.1V <sub>DDP</sub> 0.4 0.7	



New specification, from ProASIC<sup>PLUS</sup> datasheet v5.8:

Table 1-24 • DC Electrical Specifications ( $V_{DDP} = 3.3 \text{ V} \pm 0.3 \text{ V}$  and  $V_{DD} = 2.5 \text{ V} \pm 0.2 \text{ V}$ )  
Applies to Military Temperature and MIL-STD-883B Temperature Only

Symbol	Parameter	Conditions	Military/MIL-STD-883B <sup>1</sup>			Units
			Min.	Typ.	Max.	
$V_{OH}$	Output High Voltage 3.3 V I/O, High Drive, High Slew (OB33FH)	$I_{OH} = -8 \text{ mA}$ $I_{OH} = -16 \text{ mA}$	$0.9 \times V_{DDP}$ 2.4			V
	3.3V I/O, High Drive, Normal/ Low Slew (OB33PN/OB33PL)	$I_{OH} = -3 \text{ mA}$ $I_{OH} = -8 \text{ mA}$	$0.9 \times V_{DDP}$ 2.4			
	3.3 V I/O, Low Drive, High/ Normal/Low Slew (OB33LH/ OB33LN/OB33LL)	$I_{OH} = -3 \text{ mA}$ $I_{OH} = -8 \text{ mA}$	$0.9 \times V_{DDP}$ 2.4			
$V_{OL}$	Output Low Voltage 3.3 V I/O, High Drive, High Slew (OB33FH)	$I_{OL} = 12 \text{ mA}$ $I_{OL} = 17 \text{ mA}$ $I_{OL} = 28 \text{ mA}$			$0.1 V_{DDP}$ 0.4 0.7	V
	3.3V I/O, High Drive, Normal/ Low Slew (OB33PN/OB33PL)	$I_{OL} = 4 \text{ mA}$ $I_{OL} = 6 \text{ mA}$ $I_{OL} = 13 \text{ mA}$			$0.1 V_{DDP}$ 0.4 0.7	
	3.3 V I/O, Low Drive, High/ Normal/Low Slew (OB33LH/ OB33LN/OB33LL)	$I_{OL} = 4 \text{ mA}$ $I_{OL} = 6 \text{ mA}$ $I_{OL} = 13 \text{ mA}$			$0.1 V_{DDP}$ 0.4 0.7	

## 2. Phase-Locked Loop (PLL) specification changes

Actel is making changes to the PLL specifications. Changes are being made to the Input, VCO (Voltage Controlled Oscillator), and Output frequencies, and the acquisition time.

The old and new specifications are listed below.

Old specification, from ProASIC<sup>PLUS</sup> datasheet v5.7, page 1-21:

Parameter	Value	Notes	
<b>Frequency Ranges</b>			
Reference Frequency $f_{IN}$ (min.)	1.5 MHz	Clock conditioning circuitry (min.) lowest input frequency	
Reference Frequency $f_{IN}$ (max.)	180 MHz	Clock conditioning circuitry (max.) highest input frequency	
OSC. Frequency $f_{VCO}$ (min.)	24 MHz	Lowest output frequency voltage controlled oscillator	
OSC. Frequency $f_{VCO}$ (max.)	180 MHz	Highest output frequency voltage controlled oscillator	
Clock Conditioning Circuitry $f_{OUT}$ (min.)	6 MHz	Lowest output frequency clock conditioning circuitry	
Clock Conditioning Circuitry $f_{OUT}$ (max.)	180 MHz	Highest output frequency clock conditioning circuitry	
<b>Long Term Jitter Peak-to-Peak Max. *</b>			
<b>Temperature</b>	<b>Frequency MHz</b>		
	$f_{VCO} < 10$	$10 < f_{VCO} < 60$	$f_{VCO} > 60$
25°C (or higher)	±1%	±2%	±1%
0°C	±1.5%	±2.5%	±1%
-40°C	±2.5%	±3.5%	±1%
-55°C	±2.5%	±3.5%	±1%
Jitter(ps) = Jitter(%) * period For example: Jitter in picoseconds at 100 MHz = 0.01 * (1/1 00E6) = 100 ps			
<b>Acquisition Time from Cold Start</b>			
Acquisition Time (max.)	30 $\mu$ s	$f_{VCO} \leq 40$ MHz	
Acquisition Time (max.)	80 $\mu$ s	$f_{VCO} > 40$ MHz	
<b>Power Consumption</b>			
Analog Supply Power (max. *)	6.9 mW per PLL		
Digital Supply Current (max.)	7 $\mu$ W/MHz		
<b>Duty Cycle</b>	50% $\pm$ 0.5%		
<b>Input Jitter Tolerance</b>	5% input period (max. 5 ns)		Maximum jitter allowable on an input clock to acquire and maintain lock.

Note: \*High clock frequencies (>60 MHz) under typical setup conditions

New specification, from ProASIC<sup>PLUS</sup> datasheet v5.8, page 1-21:

Parameter	Value $T_J \leq -40^\circ\text{C}$	Value $T_J > -40^\circ\text{C}$	Notes
<b>Frequency Ranges</b>			
Reference Frequency $f_{IN}$ (min.)	2.0 MHz	1.5 MHz	Clock conditioning circuitry (min.) lowest input frequency
Reference Frequency $f_{IN}$ (max.)	180 MHz	180 MHz	Clock conditioning circuitry (max.) highest input frequency
OSC Frequency $f_{VCO}$ (min.)	60	24 MHz	Lowest output frequency voltage controlled oscillator
OSC Frequency $f_{VCO}$ (max.)	180	180 MHz	Highest output frequency voltage controlled oscillator
Clock Conditioning Circuitry $f_{OUT}$ (min.)	$f_{IN} \leq 40 = 18 \text{ MHz}$ $f_{IN} > 40 = 16 \text{ MHz}$	6 MHz	Lowest output frequency clock conditioning circuitry
Clock Conditioning Circuitry $f_{OUT}$ (max.)	180	180 MHz	Highest output frequency clock conditioning circuitry
<b>Acquisition Time from Cold Start</b>			
Acquisition Time (max.)	80 $\mu\text{s}$	30 $\mu\text{s}$	$f_{VCO} \leq 40 \text{ MHz}$
Acquisition Time (max.)	80 $\mu\text{s}$	80 $\mu\text{s}$	$f_{VCO} > 40 \text{ MHz}$
<b>Long Term Jitter Peak-to-Peak Max.*</b>			
<b>Temperature</b>		<b>Frequency MHz</b>	
		$f_{VCO} < 10$ $10 < f_{VCO} < 60$ $f_{VCO} > 60$	
25°C (or higher)		$\pm 1\%$ $\pm 2\%$ $\pm 1\%$	Jitter(ps) = Jitter(%) * period For example: Jitter in picoseconds at 100 MHz = $0.01 * (1/100\text{E}6) = 100 \text{ ps}$
0°C		$\pm 1.5\%$ $\pm 2.5\%$ $\pm 1\%$	
-40°C		$\pm 2.5\%$ $\pm 3.5\%$ $\pm 1\%$	
-55°C		$\pm 2.5\%$ $\pm 3.5\%$ $\pm 1\%$	
<b>Power Consumption</b>			
Analog Supply Power (max. *)		6.9 mW per PLL	
Digital Supply Current (max.)		7 $\mu\text{W}/\text{MHz}$	
<b>Duty Cycle</b>		50% $\pm 0.5\%$	
<b>Input Jitter Tolerance</b>		5% input period (max. 5 ns)	Maximum jitter allowable on an input clock to acquire and maintain lock.

Note: \*High clock frequencies (>60 MHz) under typical setup conditions



In addition, in the ProASIC<sup>PLUS</sup> datasheet v5.8, the following constraints have been added to the PLL locking condition:

Table 1-10 • PLL I/O Constraints

		$T_j \leq -40^\circ\text{C}$	Value $T_j > -40^\circ\text{C}$	
I/O Type		PLL locking is guaranteed only when using low drive strength and low slew rate I/O. PLL locking may be inconsistent when using high drive strength or high slew rate I/Os	No Constraints	
SSO	APA300	Hermetic packages $\leq 8$ SSO	With $F_{IN} \leq 180$ MHz and outputs switching simultaneously	
		Plastic packages $\leq 16$ SSO		
	APA600	Hermetic packages $\leq 16$ SSO		
		Plastic packages $\leq 32$ SSO		
	APA1000	Hermetic packages $\leq 16$ SSO		
		Plastic packages $\leq 32$ SSO		
	APA300	Hermetic packages $\leq 12$ SSO		With $F_{IN} \leq 50$ MHz and half outputs switching on positive clock edge, half switching on the negative clock edge no less than 10nsec later
		Plastic packages $\leq 20$ SSO		
	APA600	Hermetic packages $\leq 32$ SSO		
		Plastic packages $\leq 64$ SSO		
	APA1000	Hermetic packages $\leq 32$ SSO		
		Plastic packages $\leq 64$ SSO		

### 3. Schmitt-trigger specification changes

Actel is making changes to the 3.3 V  $V_{IL}$  specifications for Schmitt-trigger inputs. Specifically, the maximum  $V_{IL}$  specification has changed from 0.8 V to 0.7 V for 3.3 V Schmitt-trigger input operation. The old and new specifications are listed below.

Old specification, from ProASIC<sup>PLUS</sup> datasheet v5.7, table 1-22:

$V_{IL}^7$	Input Low Voltage				
	3.3 V Schmitt Trigger Inputs	-0.3	0.8	V	
	3.3 V LVTTTL/LVC MOS	-0.3	0.8		
	2.5 V Mode	-0.3	0.7		

New specification, from ProASIC<sup>PLUS</sup> datasheet v5.8, table 1-24:

$V_{IL}^5$	Input Low Voltage				
	3.3 V Schmitt Trigger Inputs	-0.3	0.7	V	
	3.3 V LVTTTL/LVC MOS	-0.3	0.8		
	2.5 V Mode	-0.3	0.7		

Actel will ship product screened in compliance with the specifications stated in v5.8 of the datasheet, starting no earlier than 90 days following the date of this PCN. Customers who require product sooner than this and who can accept material screened to the v5.8 specifications are requested to sign a separate acknowledgement and return it to their Actel Sales Manager in order to expedite the scheduling and shipment of their backlog.

If you have any questions, please contact Actel's Application Technical Support at [tech@actel.com](mailto:tech@actel.com).

Regards,  
Actel Corporation



## Appendix A

### List of Affected Devices

APA300-FG144M
APA300-FGG256M
APA300-CQ208M
APA300-CQ352B
APA600-FG256M
APA600-PQG208M
APA600-CQ208M
APA600-CQ352B
APA1000-FG896M
APA1000-PQG208M
APA1000-LG624M
APA1000-CQ208B
APA300-BG456M
APA300-FGG144M
APA300-PQ208M
APA300-CQ208B
APA600-BG456M
APA600-FGG256M
APA600-CGS624M

APA600-CQ208B
APA1000-BG456M
APA1000-FGG896M
APA1000-CGS624M
APA1000-LG624B
APA1000-CQ352M
APA300-BGG456M
APA300-FG256M
APA300-PQG208M
APA300-CQ352M
APA600-BGG456M
APA600-PQ208M
APA600-CGS624B
APA600-CQ352M
APA1000-BGG456M
APA1000-PQ208M
APA1000-CGS624B
APA1000-CQ208M
APA1000-CQ352B