

SmartGen Hard Multiplier v1.0

Handbook



Actel Corporation, Mountain View, CA 94043

© 2009 Actel Corporation. All rights reserved.

Printed in the United States of America

Part Number: 502-00-170-0

Release: May 2009

No part of this document may be copied or reproduced in any form or by any means without prior written consent of Actel.

Actel makes no warranties with respect to this documentation and disclaims any implied warranties of merchantability or fitness for a particular purpose. Information in this document is subject to change without notice. Actel assumes no responsibility for any errors that may appear in this document.

This document contains confidential proprietary information that is not to be disclosed to any unauthorized person without prior written consent of Actel Corporation.

Trademarks

Actel and the Actel logo are registered trademarks of Actel Corporation.

Adobe and Acrobat Reader are registered trademarks of Adobe Systems, Inc.

All other products or brand names mentioned are trademarks or registered trademarks of their respective holders.



Table of Contents

	Introduction 5 Key Features 6 Core Version 6 Utilization and Performance 6	5 5
1	Functional Block Description 7 Register Usage 7	
2	Interface Description 9 Ports 9 Configuring the SgHardMult Macro 10	9
3	Tool Flows 11 Licenses 12 SmartDesign 12 Place-and-Route in the Libero IDE 12	1 1
A	Product Support 13 Customer Service 13 Actel Customer Technical Support Center 13 Actel Technical Support 13 Website 13 Contacting the Customer Technical Support Center 13	3 3 3 3



At the basic level, SgHardMult (SmartGen RTAX-DSP Multiplier) performs a single 18x18 two's complement signed multiplication. You can choose the width of the operands (at pre-synthesis configuration time), whether one of the operands is a constant and whether any of the operands or the result is registered. Implementation is limited to those device families that contain MATH blocks (Axcelerator only at this time).




Figure 1 · SgHardMult Block Diagram

The SgHardMult block diagram is shown in Figure 1. Several aspects of SgHardMult can be configured with a user interface that generates a structured netlist in Verilog or VHDL. For a detailed description of the user interface settings, refer to Table 2-2 on page 10.

Key Features

SgHardMult has the following features:

- A structural netlist generator in Verilog or VHDL
- Configurable widths of operands A and B between 2 and 18
- · Optional assignment of operand A to a 18 bit two's complement constant
- Optional registers for A, B or P (and CDOUT[40:0]) with a common rising-edge clock, individual active-low asynchronous clear and individual active-high enable signals
- Additional output (for cascading to the next MATH block) CDOUT[40:0], which is a copy of P, sign-extended to 41 bits

Core Version

This handbook applies to SgHardMult v1.0.

Utilization and Performance

SgHardMult can be used with any devices in the RTAX-DSP family. You must create a project with Axcelerator in the Libero IDE to use the SgHardMult macro. A summary of the data for SgHardMult is listed in Table 1.

Family		Performance			
1 anny	Sequential	Combinatorial	MATH	Terrormance	
RTAX-DSP	0	0	1	> 143 MHz	

Table 1 · SgHardMult Device	Utilization and Performance
-----------------------------	-----------------------------

Note: Data used in this table was otained using typical synthesis and layout settings under STD Speed Grade and MIL operating conditions.

The benchmarks were obtained using the macro configuration settings shown in Table 2.

Table 2 · SgHardMult Benchmark Options						
Configuration Option	Setting					
Input Port A						
Use Constant	Unselected					
Constant Value	N/A					
Width	18					
Register Port	Selected					
Input Port B						
Width	18					
Register Port	Selected					
Output Port P						
Register Port	Selected					
Target FPGA						
Die RTAX4000D						

6



Functional Block Description

SgHardMult, shown in Figure 1 on page 5, consists of a single MATH18x18 macro configured for two's complement signed multiply operation, shown in the equations below.

P = A x B CDOUT[40:0] = P

Register Usage

All internal registers are TMR hardened to eliminate radiation-induced single-event upsets (SEU). They have a common rising-edge clock, individual active-low asynchronous clear and individual active-high enable signals. The pinout for internal registers is shown in Figure 1-1.




Figure 1-1 · Pinout of Internal Registers

When SgHardMult is configured to use registers for any of the operands, the input and output ports shown in Table 1-1 appear in the generated macro.

Table 1-1 ·	SgHardMult	Register Ports
-------------	------------	-----------------------

	Port Name			
Register Port	Rising-Edge Clock	Active-low Asynchronous Clear	Active-high Enable	
А		A_ACLR_N	A_EN	
В	CLK	B_ACLR_N	B_EN	
P (and CDOUT[40:0])		P_ACLR_N	P_EN	



Interface Description

Ports

Figure 2-1 shows the SgHardMult input and output ports. The ports shown are a superset of all possible ports. Only a subset of the ports are used in any given SgHardMult configuration.




Figure 2-1 · SgHardMult Pinout Diagram

The port signals for the SgHardMult macro are defined in Table 2-1.

Table 2-1 · S	SgHardMult Ports
---------------	------------------

Signal	Input/Output	Polarity	Description	
А	Input	High	Input data A	
В	Input	High	Input data B	
CLK	Input	Rising	Input clock for A, B, P and CDOUT[40:0] registers	
A_ACLR_N	Input	Low	Asynchronous reset for data A registers	
A_EN	Input	High	Enable for data A registers	
B_ACLR_N	Input	Low	Asynchronous reset for data B registers	
B_EN	Input	High	Enable for data B registers	
P_ACLR_N	LR_N Input Low Asynchronous reset for result P (ar		Asynchronous reset for result P (and CDOUT[40:0]) registers	
P_EN	N Input High Enable for result P (and CDOUT[40:0]) regis		Enable for result P (and CDOUT[40:0]) registers	
P Output High Result data: P = A x B		Result data: P = A x B		
CDOUT[40:0]	Output Cascade	High	Cascade output of result P. CDOUT is a copy of P, sign- extended to 41 bits. The entire bus must either be dangling or drive an entire CDIN[40:0] of another MATH block in cascaded mode.	

Configuring the SgHardMult Macro

SgHardMult settings for configuring the macro are listed in Table 2-2. You can double-click the SgHardMult macro in the Project Manager Catalog or open and configure the macro in SmartDesign (see "SmartDesign" on page 11).

Name	Valid Range Description						
Input Port A							
Use Constant	Use Constant Sets input port A to constant						
		Two's complement value of A, if A is constant. Values shorter than 18 bits are padded with zeros. Negative values must be a full 18 bits wide. ¹					
Width2 to 18Width of input port A (if A is not constant); if shorter than 18 l is sign-extended 2		Width of input port A (if A is not constant); if shorter than 18 bits it is sign-extended 2					
Register Port Registers input port A (if A is not constant)							
		Input Port B					
Width	Width2 to 18Width of input port B; if shorter than 18 bits it is sign-extended 2						
Register Port Registers input port B		Registers input port B					
Output Port P							
Register Port		Registers output port P (and CDOUT[40:0])					
Target FPGA							
Die RTAX2000D or RTAX4000D Target device		Target device					

Table 2-2 · SgHardMult Configuration Descriptions

1. E.g. 0x1FFFF means +131071 (2¹⁷ - 1), while 0x3FFFF means -1

2. E.g. if the width is 8, a value of 0x7F means +127 and a value of 0xFF means -1



Licenses

SgHardMult is included for free in the Libero® IDE Project Manager Catalog and does not require a separate license to instantiate and use in Actel devices. The complete structural netlist is provided for the macro.

SmartDesign

SgHardMult is available for download from the Libero[®] Integrated Design Environment (IDE) IP Catalog via the web repository. Once it is listed on the catalog, the macro can be instantiated using SmartDesign. To use it, double-click or drag it from the Arithmetic section of the Catalog onto the Canvas. For information on using SmartDesign to configure, connect, and generate cores, see the Libero IDE online help.

Figure 3-1 shows the SgHardMult configuration window. The configuration window displays the configuration options for each input port and output port. After configuring and generating the macro instance, you can simulate basic functionality. The macro can then be instantiated as a component of a larger design.

🕵 Configuring sgHar	dMult_a_	0 (SgHardM	ult - 0.1.2	28)	
Configuration —					
-Input Port A-					
Use Cons	tant	Γ			
Constant	Value (Hex)) 0×1		1	
Width		18]	
Register I	Port	$\overline{\mathbf{v}}$			
- Input Port B-					
Width	18				
Registe	er Port 🔽				
Output Port P	<u></u>				
	Register I	Port 🔽			
- Target FPGA -					
	Die: RTAX	4000D 💌			
			ж	Can	cel

Figure 3-1 · SgHardMult Configuration Window

Place-and-Route in the Libero IDE

After running synthesis on the instantiated design, click the Place&Route button in the Project Manager to open Designer. SgHardMult requires no special place-and-route settings.

Product Support

Actel

Actel backs its products with various support services including Customer Service, a Customer Technical Support Center, a web site, an FTP site, electronic mail, and worldwide sales offices. This appendix contains information about contacting Actel and using these support services.

Customer Service

Contact Customer Service for non-technical product support, such as product pricing, product upgrades, update information, order status, and authorization.

From Northeast and North Central U.S.A., call **650.318.4480** From Southeast and Southwest U.S.A., call **650.318.4480** From South Central U.S.A., call **650.318.4434** From Northwest U.S.A., call **650.318.4434** From Canada, call **650.318.4480** From Europe, call **650.318.4252** or +44 (0) 1276 401 500 From Japan, call **650.318.4743** From the rest of the world, call **650.318.4743** Fax, from anywhere in the world **650.318.8044**

Actel Customer Technical Support Center

Actel staffs its Customer Technical Support Center with highly skilled engineers who can help answer your hardware, software, and design questions. The Customer Technical Support Center spends a great deal of time creating application notes and answers to FAQs. So, before you contact us, please visit our online resources. It is very likely we have already answered your questions.

Actel Technical Support

Visit the Actel Customer Support website (www.actel.com/custsup/search.html) for more information and support. Many answers available on the searchable web resource include diagrams, illustrations, and links to other resources on the Actel web site.

Website

You can browse a variety of technical and non-technical information on Actel's home page, at www.actel.com.

Contacting the Customer Technical Support Center

Highly skilled engineers staff the Technical Support Center from 7:00 A.M. to 6:00 P.M., Pacific Time, Monday through Friday. Several ways of contacting the Center follow:

Email

You can communicate your technical questions to our email address and receive answers back by email, fax, or phone. Also, if you have design problems, you can email your design files to receive assistance. We constantly monitor the email account throughout the day. When sending your request to us, please be sure to include your full name, company name, and your contact information for efficient processing of your request.

The technical support email address is tech@actel.com.

Phone

Our Technical Support Center answers all calls. The center retrieves information, such as your name, company name, phone number and your question, and then issues a case number. The Center then forwards the information to a queue where the first available application engineer receives the data and returns your call. The phone hours are from 7:00 A.M. to 6:00 P.M., Pacific Time, Monday through Friday. The Technical Support numbers are:

650.318.4460 800.262.1060

Customers needing assistance outside the US time zones can either contact technical support via email (tech@actel.com) or contact a local sales office. Sales office listings can be found at www.actel.com/contact/offices/index.html.



Actel is the leader in low-power and mixed-signal FPGAs and offers the most comprehensive portfolio of system and power management solutions. Power Matters. Learn more at www.actel.com.

Actel Corporation • 2061 Stierlin Court • Mountain View, CA 94043 • USA Phone 650.318.4200 • Fax 650.318.4600 • Customer Service: 650.318.1010 • Customer Applications Center: 800.262.1060 Actel Europe Ltd. • River Court, Meadows Business Park • Station Approach, Blackwater • Camberley Surrey GU17 9AB • United Kingdom Phone +44 (0) 1276 609 300 • Fax +44 (0) 1276 607 540

Actel Japan • EXOS Ebisu Building 4F • 1-24-14 Ebisu Shibuya-ku • Tokyo 150 • Japan Phone +81.03.3445.7671 • Fax +81.03.3445.7668 • http://jp.actel.com

Actel Hong Kong • Room 2107, China Resources Building • 26 Harbour Road • Wanchai • Hong Kong Phone +852 2185 6460 • Fax +852 2185 6488 • www.actel.com.cn

502-00-170-0/05.09