

## Actel SmartFusion™ MSS I<sup>2</sup>C Driver User's Guide

Version 2.0



### Actel Corporation, Mountain View, CA 94043

© 2010 Actel Corporation. All rights reserved.

Printed in the United States of America

Part Number: 50200187-1

Release: February 2010

No part of this document may be copied or reproduced in any form or by any means without prior written consent of Actel.

Actel makes no warranties with respect to this documentation and disclaims any implied warranties of merchantability or fitness for a particular purpose. Information in this document is subject to change without notice. Actel assumes no responsibility for any errors that may appear in this document.

This document contains confidential proprietary information that is not to be disclosed to any unauthorized person without prior written consent of Actel Corporation.

#### Trademarks

Actel, Actel Fusion, IGLOO, Libero, Pigeon Point, ProASIC, SmartFusion and the associated logos are trademarks or registered trademarks of Actel Corporation. All other trademarks and service marks are the property of their respective owners.



## **Table of Contents**

Introduction	5
Features	5
Supported Hardware IP	5
Files Provided	7
Documentation	7
Driver Source Code	7
Example Code	
Driver Deployment	9
	/
Driver Configuration	
Application Programming Interface	
Theory of Operation	
Types	
Constant Values	
Data structures	
Global Variables	
Functions	
Product Support	
Customer Service	
Actel Customer Technical Support Center	
Actel Technical Support	
Website	
Contacting the Customer Technical Support Center	



## Introduction

The SmartFusion<sup>TM</sup> microcontroller subsystem (MSS) includes two I<sup>2</sup>C peripherals for serial communication. This driver provides a set of functions for controlling the MSS I<sup>2</sup>Cs as part of a bare metal system where no operating system is available. These drivers can be adapted for use as part of an operating system, but the implementation of the adaptation layer between this driver and the operating system's driver model is outside the scope of this driver.

## **Features**

The MSS I<sup>2</sup>C driver provides the following features:

- Support for configuring each MSS I<sup>2</sup>C peripheral
- I<sup>2</sup>C master operations
- I<sup>2</sup>C slave operations

The MSS I<sup>2</sup>C driver is provided as C source code.

## Supported Hardware IP

The MSS I<sup>2</sup>C bare metal driver can be used with Actel's MSS\_I2C IP version 0.2 or higher included in the SmartFusion MSS.



## **Files Provided**

The files provided as part of the MSS I<sup>2</sup>C driver fall into three main categories: documentation, driver source code, and example projects. The driver is distributed via the Actel Firmware Catalog, which provides access to the documentation for the driver, generates the driver's source files into an application project, and generates example projects that illustrate how to use the driver.

## Documentation

The Actel Firmware Catalog provides access to these documents for the driver:

- User's guide (this document)
- A copy of the license agreement for the driver source code
- Release notes

## **Driver Source Code**

The Actel Firmware Catalog generates the driver's source code into a *drivers\mss\_i2c* subdirectory of the selected software project directory. The files making up the driver are detailed below.

### mss\_i2c.h

This header file contains the public application programming interface (API) of the MSS I<sup>2</sup>C software driver. This file should be included in any C source file that uses the MSS I2C software driver.

### mss\_i2c.c

This C source file contains the implementation of the MSS I<sup>2</sup>C software driver.



Files Provided

## **Example Code**

The Actel Firmware Catalog provides access to example projects illustrating the use of the driver. Each example project is self contained and is targeted at a specific processor and software toolchain combination. The example projects are targeted at the FPGA designs in the hardware development tutorials supplied with Actel's development boards. The tutorial designs can be found on the Actel Development Kit web page (www.actel.com/products/hardware).



## **Driver Deployment**

This driver is intended to be deployed from the Actel Firmware Catalog into a software project by generating the driver's source files into the project directory. The driver uses the SmartFusion ARM® Cortex<sup>™</sup> Microcontroller Software Interface Standard – Peripheral Access Layer (CMSIS-PAL) to access MSS hardware registers. You must ensure that the SmartFusion CMSIS-PAL is either included in the software tool chain used to build your project or is included in your project. The most up-to-date SmartFusion CMSIS-PAL files can be obtained using the Actel Firmware Catalog.

The following example shows the intended directory structure for a SoftConsole ARM<sup>®</sup> Cortex<sup>™</sup>-M3 project targeted at the SmartFusion MSS. This project uses the MSS I2C and MSS UART drivers. Both of these drivers rely on SmartFusion CMSIS-PAL for accessing the hardware. The contents of the *drivers* directory result from generating the source files for each driver into the project. The contents of the *CMSIS* directory result from generating the source files for the SmartFusion CMSIS-PAL into the project.



Figure 1 · SmartFusion MSS Project Example



## **Driver Configuration**

The configuration of all features of the MSS I<sup>2</sup>Cs is covered by this driver with the exception of the SmartFusion IOMUX configuration. SmartFusion allows multiple non-concurrent uses of some external pins through IOMUX configuration. This feature allows optimization of external pin usage by assigning external pins for use by either the microcontroller subsystem or the FPGA fabric. The MSS I<sup>2</sup>Cs serial signals are routed through IOMUXes to the SmartFusion device external pins. These IOMUXes are automatically configured correctly by the MSS configurator tool in the hardware flow when the MSS I<sup>2</sup>Cs are enabled in that tool. You must ensure that the MSS I<sup>2</sup>Cs are enabled by the MSS configurator tool in the hardware flow; otherwise the serial inputs and outputs will not be connected to the chip's external pins. For more information on IOMUX, refer to the IOMUX section of the SmartFusion Datasheet.

The base address, register addresses and interrupt number assignment for the MSS I<sup>2</sup>C blocks are defined as constants in the SmartFusion CMSIS-PAL. You must ensure that the SmartFusion CMSIS-PAL is either included in the software toolchain used to build your project or is included in your project.



This section describes the driver's API. The functions and related data structures described in this section are used by the application programmer to control the MSS  $I^2C$  peripheral from the user's application.

## Theory of Operation

The MSS I<sup>2</sup>C driver functions are grouped into the following categories:

- Initialization and configuration functions
- Interrupt control
- I<sup>2</sup>C master operations functions to handle write, read and write-read transactions
- I<sup>2</sup>C slave operations functions to handle write, read and write-read transactions

### **Initialization and Configuration**

The MSS I<sup>2</sup>C driver is initialized through a call to the  $MSS\_I2C\_init()$  function. This function takes the MSS I<sup>2</sup>C's configuration as parameters. The  $MSS\_I2C\_init()$  function must be called before any other MSS I<sup>2</sup>C driver functions can be called. The first parameter of the  $MSS\_I2C\_init()$  function is a pointer to one of two global data structures used by the driver to store state information for each MSS I<sup>2</sup>C. A pointer to these data structures is also used as first parameter to any of the driver functions to identify which MSS I<sup>2</sup>C will be used by the called function. The names of these two data structures are  $g\_mss\_i2c0$  and  $g\_mss\_i2c1$ . Therefore any call to an MSS I<sup>2</sup>C driver function should be of the form MSS\\_I2C\\_function\\_name(&g\\_mss\\_i2c0, ...) or MSS\\_I2C\\_function\\_name(&g\\_mss\\_i2c1, ...).

The  $MSS\_I2C\_init()$  function call for each MSS I2C also takes the I<sup>2</sup>C serial address assigned to the MSS I<sup>2</sup>C and the serial clock divider to be used to generate its I<sup>2</sup>C clock as configuration parameters.

### **Interrupt Control**

The MSS I<sup>2</sup>C driver is interrupt driven and it enables and disables the generation of interrupts by MSS I<sup>2</sup>C at various times when it is operating. The driver automatically handles MSS I2C interrupts internally, including enabling disabling and clearing MSS I<sup>2</sup>C interrupts in the Cortex-M3 interrupt controller when required.

The function *MSS\_I2C\_register\_write\_handler()* is used to register a write handler function with the MSS I<sup>2</sup>C driver that it will call on completion of an I<sup>2</sup>C write transaction by the MSS I<sup>2</sup>C slave. It is your responsibility to create and register the implementation of this handler function that will process or trigger the processing of the received data.

### **Transaction Types**

The MSS I<sup>2</sup>C driver is designed to handle three types of <sup>2</sup>transactions:

- Write transactions
- Read transactions
- Write-read transactions



#### Write transaction

The master  $I^2C$  device initiates a write transaction by sending a START bit as soon as the bus becomes free. The START bit is followed by the 7-bit serial address of the target slave device followed by the read/write bit indicating the direction of the transaction. The slave acknowledges receipt of its address with an acknowledge bit. The master sends data one byte at a time to the slave, which must acknowledge receipt of each byte for the next byte to be sent. The master sends a STOP bit to complete the transaction.





The slave can abort the transaction by replying with a non-acknowledge bit instead of an acknowledge.

The application programmer can choose not to send a STOP bit at the end of the transaction causing the next transaction to begin with a repeated START bit.

#### **Read transaction**

The master  $I^2C$  device initiates a read transaction by sending a START bit as soon as the bus becomes free. The START bit is followed by the 7-bit serial address of the target slave device followed by the read/write bit indicating the direction of the transaction. The slave acknowledges receipt of its slave address with an acknowledge bit. The slave sends data one byte at a time to the master, which must acknowledge receipt of each byte for the next byte to be sent. The master sends a non-acknowledge bit following the last byte it wishes to read followed by a STOP bit.



Figure 3 · I<sup>2</sup>C read transaction

The application programmer can choose not to send a STOP bit at the end of the transaction causing the next transaction to begin with a repeated START bit.

#### Write-read transaction

The write-read transaction is a combination of a write transaction immediately followed by a read transaction. There is no STOP bit between the write and read phases of a write-read transaction. A repeated START bit is sent between the write and read phases.

The write-read transaction is typically used to send a command or offset in the write transaction specifying the logical data to be transferred during the read phase.



Figure 4  $\cdot$  I<sup>2</sup>C write-read transaction

The application programmer can choose not to send a STOP bit at the end of the transaction causing the next transaction to begin with a repeated START bit.

### **Master Operations**

The application can use the *MSS\_I2C\_write()*, *MSS\_I2C\_read()* and *MSS\_I2C\_write\_read()* functions to initiate an I<sup>2</sup>C bus transaction. The application can then wait for the transaction to complete using the *MSS\_I2C\_wait\_complete()* function or poll the status of the I<sup>2</sup>C transaction using the *MSS\_I2C\_get\_status()* function until it returns a value different from MSS\_I2C\_IN\_PROGRESS.

### **Slave Operations**

The configuration of the MSS I<sup>2</sup>C driver to operate as an I<sup>2</sup>C slave requires the use of the following functions:

- MSS\_I2C\_set\_slave\_tx\_buffer()
- MSS\_I2C\_set\_slave\_rx\_buffer()
- MSS\_I2C\_set\_slave\_mem\_offset\_length()
- MSS\_I2C\_register\_write\_handler()
- MSS\_I2C\_enable\_slave\_rx()

Use of all functions is not required if the slave  $I^2C$  does not need to support all types of  $I^2C$  read transactions. The subsequent sections list the functions that must be used to support each transaction type.

#### **Responding to read transactions**

The following functions are used to configure the MSS I<sup>2</sup>C driver to respond to I<sup>2</sup>C read transactions:

- MSS\_I2C\_set\_slave\_tx\_buffer()
- MSS\_I2C\_enable\_slave\_rx()

The function  $MSS\_I2C\_set\_slave\_tx\_buffer()$  specifies the data buffer that will be transmitted when the I<sup>2</sup>C slave is the target of an I<sup>2</sup>C read transaction. It is then up to the application to manage the content of that buffer to control the data that will be transmitted to the I<sup>2</sup>C master as a result of the read transaction.

The function  $MSS_I2C_enable_slave_rx()$  enables the MSS I<sup>2</sup>C hardware instance to respond to I<sup>2</sup>C transactions. It must be called after the MSS I2C driver has been configured to respond to the required transaction types.



#### **Responding to write transactions**

The following functions are used to configure the MSS I<sup>2</sup>C driver to respond to I<sup>2</sup>C write transactions:

- MSS\_I2C\_set\_slave\_rx\_buffer()
- MSS\_I2C\_register\_write\_handler()
- MSS\_I2C\_enable\_slave\_rx()

The function  $MSS\_I2C\_set\_slave\_rx\_buffer()$  specifies the data buffer that will be used to store the data received by the I<sup>2</sup>C slave when it is the target an I<sup>2</sup>C write transaction.

The function *MSS\_I2C\_register\_write\_handler()* specifies the handler function that must be called on completion of the I<sup>2</sup>C write transaction. It is this handler function that will process or trigger the processing of the received data.

The function  $MSS_I2C_enable_slave_rx()$  enables the MSS I<sup>2</sup>C hardware instance to respond to I<sup>2</sup>C transactions. It must be called after the MSS I2C driver has been configured to respond to the required transaction types.

#### **Responding to write-read transactions**

The following functions are used to configure the MSS I2C driver to respond to write-read transactions:

- MSS\_I2C\_set\_slave\_tx\_buffer()
- MSS\_I2C\_set\_slave\_rx\_buffer()
- MSS\_I2C\_set\_slave\_mem\_offset\_length()
- MSS\_I2C\_enable\_slave\_rx()

The function  $MSS\_I2C\_set\_slave\_mem\_offset\_length()$  specifies the number of bytes expected by the I<sup>2</sup>C slave during the write phase of the write-read transaction.

The function  $MSS_I2C\_set\_slave\_tx\_buffer()$  specifies the data that will be transmitted to the I<sup>2</sup>C master during the read phase of the write-read transaction. The value received by the I<sup>2</sup>C slave during the write phase of the transaction will be used as an index into the transmit buffer specified by this function to decide which part of the transmit buffer will be transmitted to the I<sup>2</sup>C master as part of the read phase of the write-read transaction.

The function  $MSS\_I2C\_set\_slave\_rx\_buffer()$  specifies the data buffer that will be used to store the data received by the I<sup>2</sup>C slave during the write phase of the write-read transaction. This buffer must be at least large enough to accommodate the number of bytes specified through the  $MSS\_I2C\_set\_slave\_mem\_offset\_length()$  function.

The function  $MSS_I2C_enable_slave_rx()$  enables the MSS I2C hardware instance to respond to I<sup>2</sup>C transactions. It must be called after the MSS I2C driver has been configured to respond to the required transaction types.



## Types

## mss\_i2c\_clock\_divider\_t

#### Prototype

```
typedef enum mss_i2c_clock_divider {
    MSS_I2C_PCLK_DIV_256 = 0,
    MSS_I2C_PCLK_DIV_224,
    MSS_I2C_PCLK_DIV_192,
    MSS_I2C_PCLK_DIV_160,
    MSS_I2C_PCLK_DIV_960,
    MSS_I2C_PCLK_DIV_120,
    MSS_I2C_PCLK_DIV_60,
    MSS_I2C_PCLK_DIV_60,
    MSS_I2C_BCLK_DIV_8
} mss_i2c_clock_divider_t;
```

#### Description

The *mss\_i2c\_clock\_divider\_t* type is used to specify the divider to be applied to the MSS I<sup>2</sup>C BCLK signal in order to generate the I<sup>2</sup>C clock.

### mss\_i2c\_status\_t

#### Prototype

```
typedef enum mss_i2c_status {
    MSS_I2C_SUCCESS = 0,
    MSS_I2C_IN_PROGRESS,
    MSS_I2C_FAILED
} mss_i2c_status_t;
```

#### Description

The *mss\_i2c\_status\_t* type is used to report the status of I<sup>2</sup>C transactions.

### mss\_i2c\_slave\_handler\_ret\_t

#### Prototype

```
typedef enum mss_i2c_slave_handler_ret {
    MSS_I2C_REENABLE_SLAVE_RX = 0,
    MSS_I2C_PAUSE_SLAVE_RX = 1
} mss_i2c_slave_handler_ret_t;
```

#### Description

The *mss\_i2c\_slave\_handler\_ret\_t* type is used by slave write handler functions to indicate whether the received data buffer should be released or not.



### mss\_i2c\_slave\_wr\_handler\_t

#### **Prototype**

typedef mss\_i2c\_slave\_handler\_ret\_t (\*mss\_i2c\_slave\_wr\_handler\_t)( uint8\_t \*, uint16\_t );

#### Description

This defines the function prototype that must be followed by MSS I<sup>2</sup>C slave write handler functions. These functions are registered with the MSS I<sup>2</sup>C driver through the *MSS\_I2C\_register\_write\_handler()* function.

#### **Declaring and Implementing Slave Write Handler Functions**

Slave write handler functions should follow the following prototype:

```
mss_i2c_slave_handler_ret_t write_handler( uint8_t * data, uint16_t size );
```

The data parameter is a pointer to a buffer (received data buffer) holding the data written to the MSS I<sup>2</sup>C slave.

The *size* parameter is the number of bytes held in the received data buffer.

Handler functions must return one of the following values:

- MSS\_I2C\_REENABLE\_SLAVE\_RX
- MSS\_I2C\_PAUSE\_SLAVE\_RX.

If the handler function returns MSS\_I2C\_REENABLE\_SLAVE\_RX, the driver will release the received data buffer and allow further  $I^2C$  write transactions to the MSS I2C slave to take place.

If the handler function returns MSS\_I2C\_PAUSE\_SLAVE\_RX, the MSS I<sup>2</sup>C slave will respond to subsequent write requests with a non-acknowledge bit (NACK), until the received data buffer content has been processed by some other part of the software application.

A call to  $MSS\_I2C\_enable\_slave\_rx()$  is required at some point after returning  $MSS\_I2C\_PAUSE\_SLAVE\_RX$  in order to release the received data buffer so it can be used to store data received by subsequent I<sup>2</sup>C write transactions.

## **Constant Values**

### MSS\_I2C\_RELEASE\_BUS

The MSS\_I2C\_RELEASE\_BUS constant is used to specify the *options* parameter to functions *MSS\_I2C\_read()*, *MSS\_I2C\_write()* and *MSS\_I2C\_write\_read()* to indicate that a STOP bit must be generated at the end of the I<sup>2</sup>C transaction to release the bus.

### MSS\_I2C\_HOLD\_BUS

The MSS\_I2C\_HOLD\_BUS constant is used to specify the *options* parameter to functions *MSS\_I2C\_read()*, *MSS\_I2C\_write()* and *MSS\_I2C\_write\_read()* to indicate that a STOP bit must not be generated at the end of the I<sup>2</sup>C transaction in order to retain the bus ownership. This will cause the next transaction to begin with a repeated START bit and no STOP bit between the transactions.



## Data structures

### mss\_i2c\_instance\_t

There is one instance of this structure for each of the microcontroller subsystem's I<sup>2</sup>Cs. Instances of this structure are used to identify a specific I<sup>2</sup>C. A pointer to an instance of the *mss\_i2c\_instance\_t* structure is passed as the first parameter to MSS I<sup>2</sup>C driver functions to identify which I<sup>2</sup>C will perform the requested operation.

## **Global Variables**

## g\_mss\_i2c0

#### Prototype

mss\_i2c\_instance\_t g\_mss\_i2c0;

#### Description

This instance of  $mss_i2c\_instance\_t$  holds all data related to the operations performed by MSS I<sup>2</sup>C 0. A pointer to  $g\_mss\_i2c0$  is passed as the first parameter to MSS I2C driver functions to indicate that MSS I<sup>2</sup>C 0 will perform the requested operation.

## g\_mss\_i2c1

#### Prototype

mss\_i2c\_instance\_t g\_mss\_i2c1;

### Description

This instance of  $mss_i2c\_instance\_t$  holds all data related to the operations performed by MSS I<sup>2</sup>C 1. A pointer to  $g\_mss\_i2c1$  is passed as the first parameter to MSS I2C driver functions to indicate that MSS I<sup>2</sup>C 1 will perform the requested operation.



## **Functions**

## MSS\_I2C\_init

#### Prototype

```
void MSS_I2C_init
(
    mss_i2c_instance_t * this_i2c,
    uint8_t ser_address,
    mss_i2c_clock_divider_t ser_clock_speed
);
```

#### Description

The *MSS\_I2C\_init()* function initializes and configures hardware and data structures of one of the SmartFusion MSS I<sup>2</sup>Cs.

#### **Parameters**

#### this\_i2c

The *this\_i2c* parameter is a pointer to an *mss\_i2c\_instance\_t* structure identifying the MSS I2C hardware block to be initialized. There are two such data structures,  $g_mss_i2c0$  and  $g_mss_i2c1$ , associated with MSS I<sup>2</sup>C 0 and MSS I<sup>2</sup>C 1 respectively. This parameter must point to either the  $g_mss_i2c0$  or  $g_mss_i2c1$  global data structure defined within the I<sup>2</sup>C driver.

#### ser\_address

This parameter sets the  $I^2C$  serial address being initialized. It is the  $I^2C$  bus address to which the MSS  $I^2C$  instance will respond. Any 8 bit address is allowed.

#### ser\_clock\_speed

This parameter sets the I<sup>2</sup>C serial clock frequency. It selects the divider that will be used to generate the serial clock from the APB clock. It can be one of the following:

- MSS\_I2C\_PCLK\_DIV\_256
- MSS\_I2C\_PCLK\_DIV\_224
- MSS\_I2C\_PCLK\_DIV\_192
- MSS\_I2C\_PCLK\_DIV\_160
- MSS\_I2C\_PCLK\_DIV\_960
- MSS\_I2C\_PCLK\_DIV\_120
- MSS\_I2C\_PCLK\_DIV\_60
- MSS\_I2C\_BCLK\_DIV\_8

#### **Return Value**



### MSS\_I2C\_write

#### Prototype

```
void MSS_I2C_write
(
    mss_i2c_instance_t * this_i2c,
    uint8_t serial_addr,
    const uint8_t * write_buffer,
    uint16_t write_size,
    uint8_t options
);
```

#### Description

This function initiates an I<sup>2</sup>C master write transaction. This function returns immediately after initiating the transaction. The content of the write buffer passed as parameter will not be modified until the write transaction completes. It also means that the memory allocated for the write buffer will not be freed or go out of scope before the write completes. You can check for the write transaction completion using the *MSS\_I2C\_status()* function.

#### **Parameters**

#### this\_i2c

The *this\_i2c* parameter is a pointer to an *mss\_i2c\_instance\_t* structure identifying the MSS I<sup>2</sup>C hardware block that will perform the requested function. There are two such data structures,  $g_mss_i2c0$  and  $g_mss_i2c1$ , associated with MSS I<sup>2</sup>C 0 and MSS I<sup>2</sup>C 1 respectively. This parameter must point to either the  $g_mss_i2c0$  or  $g_mss_i2c1$  global data structure defined within the I<sup>2</sup>C driver.

#### serial\_addr

This parameter specifies the serial address of the target I<sup>2</sup>C device.

#### write\_buffer

This parameter is a pointer to a buffer holding the data to be written to the target I<sup>2</sup>C device.

Care must be taken not to release the memory used by this buffer before the write transaction completes. For example, it is not appropriate to return from a function allocating this buffer as an array variable before the write transaction completes as this would result in the buffer's memory being de-allocated from the stack when the function returns. This memory could then be subsequently reused and modified causing unexpected data to be written to the target  $I^2C$  device.

#### write\_size

Number of bytes held in the write\_buffer to be written to the target I<sup>2</sup>C device.

#### Options

The options parameter is used to indicate if the  $I^2C$  bus should be released on completion of the write transaction. Using the MSS\_I2C\_RELEASE\_BUS constant for the options parameter causes a STOP bit to be generated at the end of the write transaction causing the bus to be released for other  $I^2C$  devices to use. Using the MSS\_I2C\_HOLD\_BUS constant as options parameter prevents a STOP bit from being generated at the end of the write transaction, preventing other  $I^2C$  devices from initiating a bus transaction.

#### **Return Value**



### MSS\_I2C\_read

#### **Prototype**

```
void MSS_I2C_read
(
    mss_i2c_instance_t * this_i2c,
    uint8_t serial_addr,
    uint8_t * read_buffer,
    uint16_t read_size,
    uint8_t options
);
```

#### Description

This function initiates an  $I^2C$  master read transaction. This function returns immediately after initiating the transaction.

The content of the read buffer passed as parameter will not be modified until the read transaction completes. It also means that the memory allocated for the read buffer will not be freed or go out of scope before the read completes. You can check for the read transaction completion using the *MSS\_I2C\_status()* function.

#### **Parameters**

#### this\_i2c

The *this\_i2c* parameter is a pointer to an *mss\_i2c\_instance\_t* structure identifying the MSS I<sup>2</sup>C hardware block that will perform the requested function. There are two such data structures,  $g_mss_i2c0$  and  $g_mss_i2c1$ , associated with MSS I<sup>2</sup>C 0 and MSS I<sup>2</sup>C 1 respectively. This parameter must point to either the  $g_mss_i2c0$  or  $g_mss_i2c1$  global data structure defined within the I<sup>2</sup>C driver.

#### serial\_addr

This parameter specifies the serial address of the target I<sup>2</sup>C device.

#### read\_buffer

Pointer to a buffer where the data received from the target device will be stored.

Care must be taken not to release the memory used by this buffer before the read transaction completes. For example, it is not appropriate to return from a function allocating this buffer as an array variable before the read transaction completes as this would result in the buffer's memory being de-allocated from the stack when the function returns. This memory could then be subsequently reallocated resulting in the read transaction corrupting the newly allocated memory.

#### read\_size

This parameter is the number of bytes to read from the target device. This size must not exceed the size of the *read\_buffer* buffer.

#### Options

The options parameter is used to indicate if the  $I^2C$  bus should be released on completion of the read transaction. Using the MSS\_I2C\_RELEASE\_BUS constant for the options parameter causes a STOP bit to be generated at the end of the read transaction causing the bus to be released for other  $I^2C$  devices to use. Using the MSS\_I2C\_HOLD\_BUS constant as options parameter prevents a STOP bit from being generated at the end of the read transaction, preventing other  $I^2C$  devices from initiating a bus transaction.

#### **Return Value**



## MSS\_I2C\_write \_read

#### Prototype

```
void MSS_I2C_write_read
(
    mss_i2c_instance_t * this_i2c,
    uint8_t serial_addr,
    const uint8_t * addr_offset,
    uint16_t offset_size,
    uint8_t * read_buffer,
    uint16_t read_size,
    uint8_t options
);
```

#### Description

This function initiates an I<sup>2</sup>C write-read transaction where data is first written to the target device before issuing a restart condition and changing the direction of the I<sup>2</sup>C transaction in order to read from the target device.

#### **Parameters**

#### this\_i2c

The *this\_i2c* parameter is a pointer to an *mss\_i2c\_instance\_t* structure identifying the MSS I2C hardware block that will perform the requested function. There are two such data structures,  $g_mss_i2c0$  and  $g_mss_i2c1$ , associated with MSS I<sup>2</sup>C 0 and MSS I<sup>2</sup>C 1 respectively. This parameter must point to either the  $g_mss_i2c0$  or  $g_mss_i2c1$  global data structure defined within the I2C driver.

#### serial\_addr

This parameter specifies the serial address of the target I<sup>2</sup>C device.

#### addr\_offset

This parameter is a pointer to the buffer containing the data that will be sent to the slave during the write phase of the write-read transaction. This data is typically used to specify an address offset specifying to the  $I^2C$  slave device what data it must return during the read phase of the write-read transaction.

#### offset\_size

This parameter specifies the number of offset bytes to be written during the write phase of the write-read transaction. This is typically the size of the buffer pointed to by the *addr\_offset* parameter.

#### read\_buffer

This parameter is a pointer to the buffer where the data read from the I<sup>2</sup>C slave will be stored.

#### read\_size

This parameter specifies the number of bytes to read from the target  $I^2C$  slave device. This size must not exceed the size of the buffer pointed to by the *read\_buffer* parameter.

#### Options

The options parameter is used to indicate if the I<sup>2</sup>C bus should be released on completion of the write-read transaction. Using the MSS\_I2C\_RELEASE\_BUS constant for the options parameter causes a STOP bit to be generated at the end of the write-read transaction causing the bus to be released for other I<sup>2</sup>C devices to use. Using the MSS\_I2C\_HOLD\_BUS constant as options parameter prevents a STOP bit from being generated at the end of the write-read transaction, preventing other I<sup>2</sup>C devices from initiating a bus transaction.



#### **Return Value**

This function does not return a value.

## MSS\_I2C\_get\_status

#### Prototype

```
mss_i2c_status_t MSS_I2C_get_status
(
    mss_i2c_instance_t * this_i2c
);
```

#### Description

This function indicates the current state of a MSS I2C instance.

#### **Parameters**

#### this\_i2c

The *this\_i2c* parameter is a pointer to an *mss\_i2c\_instance\_t* structure identifying the MSS I<sup>2</sup>C hardware block that will perform the requested function. There are two such data structures,  $g_mss_i2c0$  and  $g_mss_i2c1$ , associated with MSS I<sup>2</sup>C 0 and MSS I<sup>2</sup>C 1 respectively. This parameter must point to either the  $g_mss_i2c0$  or  $g_mss_i2c1$  global data structure defined within the I2C driver.

#### **Return Value**

The return value indicates the current state of a MSS  $I^2C$  instance or the outcome of the previous transaction if no transaction is in progress. Possible return values are:

#### SUCCESS

The last I<sup>2</sup>C transaction has completed successfully.

#### **IN\_PROGRESS**

There is an I<sup>2</sup>C transaction in progress.

#### FAILED

The last I<sup>2</sup>C transaction failed.



## MSS\_I2C\_wait\_complete

#### Prototype

```
mss_i2c_status_t MSS_I2C_wait_complete
(
    mss_i2c_instance_t * this_i2c
);
```

#### Description

This function waits for the current I<sup>2</sup>C transaction to complete. The return value indicates whether the last I<sup>2</sup>C transaction was successful, or is still in progress, or failed.

#### **Parameters**

#### this\_i2c

The *this\_i2c* parameter is a pointer to an *mss\_i2c\_instance\_t* structure identifying the MSS I<sup>2</sup>C hardware block that will perform the requested function. There are two such data structures,  $g_mss_i2c0$  and  $g_mss_i2c1$ , associated with MSS I<sup>2</sup>C 0 and MSS I<sup>2</sup>C 1 respectively. This parameter must point to either the  $g_mss_i2c0$  or  $g_mss_i2c1$  global data structure defined within the I<sup>2</sup>C driver.

#### **Return Value**

The return value indicates the outcome of the last I<sup>2</sup>C transaction. It can be one of the following:

#### MSS\_I2C\_SUCCESS

The last I<sup>2</sup>C transaction has completed successfully.

#### MSS\_I2C\_IN\_PROGRESS

The current I<sup>2</sup>C transaction is still in progress.

#### MSS\_I2C\_FAILED

The last I<sup>2</sup>C transaction failed.



## MSS\_I2C\_set\_slave\_tx\_buffer

#### Prototype

```
void MSS_I2C_set_slave_tx_buffer
(
    mss_i2c_instance_t * this_i2c,
    uint8_t * tx_buffer,
    uint16_t tx_size
);
```

### Description

This function specifies the memory buffer holding the data that will be sent to the  $I^2C$  master when this MSS I2C instance is the target of an  $I^2C$  read or write-read transaction.

#### **Parameters**

#### this\_i2c

The *this\_i2c* parameter is a pointer to an *mss\_i2c\_instance\_t* structure identifying the MSS I2C hardware block that will perform the requested function. There are two such data structures,  $g_mss_i2c0$  and  $g_mss_i2c1$ , associated with MSS I2 $^2C$  0 and MSS I<sup>2</sup>C 1 respectively. This parameter must point to either the  $g_mss_i2c0$  or  $g_mss_i2c1$  global data structure defined within the I2C driver.

#### tx\_buffer

This parameter is a pointer to the memory buffer holding the data to be returned to the  $I^2C$  master when this MSS  $I^2C$  instance is the target of an  $I^2C$  read or write-read transaction.

#### tx\_size

Size of the transmit buffer pointed to by the *tx\_buffer* parameter.

#### **Return Value**



## MSS\_I2C\_set\_slave\_rx\_buffer

#### Prototype

```
void MSS_I2C_set_slave_rx_buffer
(
    mss_i2c_instance_t * this_i2c,
    uint8_t * rx_buffer,
    uint16_t rx_size
);
```

#### Description

This function specifies the memory buffer that will be used by the MSS I<sup>2</sup>C instance to receive data when it is a slave. This buffer is the memory where data will be stored when the MSS I<sup>2</sup>C is the target of an I<sup>2</sup>C master write or write-read transaction (i.e. when it is the slave).

#### **Parameters**

#### this\_i2c

The *this\_i2c* parameter is a pointer to an *mss\_i2c\_instance\_t* structure identifying the MSS I<sup>2</sup>C hardware block that will perform the requested function. There are two such data structures,  $g_mss_i2c0$  and  $g_mss_i2c1$ , associated with MSS I<sup>2</sup>C 0 and MSS I<sup>2</sup>C 1 respectively. This parameter must point to either the  $g_mss_i2c0$  or  $g_mss_i2c1$  global data structure defined within the I<sup>2</sup>C driver.

#### rx\_buffer

This parameter is a pointer to the memory buffer allocated by the caller software to be used as a slave receive buffer.

#### rx\_size

Size of the slave receive buffer. This is the amount of memory that is allocated to the buffer pointed to by *rx\_buffer*.

Note: This buffer size will indirectly specify the maximum I<sup>2</sup>C write transaction length this MSS I<sup>2</sup>C instance can be the target of. This is because this MSS I<sup>2</sup>C instance will respond to further received bytes with a non-acknowledge bit (NACK) as soon as its receive buffer is full. This will cause the write transaction to fail.

### **Return Value**



## MSS\_I2C\_set\_slave\_mem\_offset\_length

#### Prototype

#### Description

This function is used as part of the configuration of a MSS I<sup>2</sup>C instance for operation as a slave supporting write-read transactions. It specifies the number of bytes expected as part of the write phase of a write-read transaction. The bytes received during the write phase of a write-read transaction will be interpreted as an offset into the slave's transmit buffer. This allows random access into the I<sup>2</sup>C slave transmit buffer from a remote I<sup>2</sup>C master.

#### **Parameters**

#### this\_i2c

The *this\_i2c* parameter is a pointer to an *mss\_i2c\_instance\_t* structure identifying the MSS I<sup>2</sup>C hardware block that will perform the requested function. There are two such data structures,  $g_mss_i2c0$  and  $g_mss_i2c1$ , associated with MSS I<sup>2</sup>C 0 and MSS I<sup>2</sup>C 1 respectively. This parameter must point to either the  $g_mss_i2c0$  or  $g_mss_i2c1$  global data structure defined within the I<sup>2</sup>C driver.

#### offset\_length

The *offset\_length* parameter configures the number of bytes to be interpreted by the MSS I<sup>2</sup>C slave as a memory offset value during the write phase of write-read transactions.

#### **Return Value**



## MSS\_I2C\_register\_write\_handler

#### Prototype

### Description

Register the function that will be called to process the data written to this MSS I<sup>2</sup>C instance when it is the slave in an I<sup>2</sup>C write transaction.

Note: The write handler is not called as a result of a write-read transaction. The write data of a write read transaction is interpreted as an offset into the slave's transmit buffer and handled by the driver.

#### **Parameters**

#### this\_i2c

The *this\_i2c* parameter is a pointer to an *mss\_i2c\_instance\_t* structure identifying the MSS I<sup>2</sup>C hardware block that will perform the requested function. There are two such data structures,  $g_mss_i2c0$  and  $g_mss_i2c1$ , associated with MSS I<sup>2</sup>C 0 and MSS I<sup>2</sup>C 1 respectively. This parameter must point to either the  $g_mss_i2c0$  or  $g_mss_i2c1$  global data structure defined within the I2C driver.

#### handler

Pointer to the function that will process the I<sup>2</sup>C write request.

#### **Return Value**



### MSS\_I2C\_enable\_slave\_rx

#### Prototype

### Description

Enables the MSS I<sup>2</sup>C instance identified through the *this\_i2c* parameter, to receive data when it is the target of an I<sup>2</sup>C read, write or write-read transaction.

#### **Parameters**

#### this\_i2c

The *this\_i2c* parameter is a pointer to an *mss\_i2c\_instance\_t* structure identifying the MSS I<sup>2</sup>C hardware block that will perform the requested function. There are two such data structures,  $g_mss_i2c0$  and  $g_mss_i2c1$ , associated with MSS I<sup>2</sup>C 0 and MSS I<sup>2</sup>C 1 respectively. This parameter must point to either the  $g_mss_i2c0$  or  $g_mss_i2c1$  global data structure defined within the I<sup>2</sup>C driver.

#### **Return Value**



## **Product Support**

Actel backs its products with various support services including Customer Service, a Customer Technical Support Center, a web site, an FTP site, electronic mail, and worldwide sales offices. This appendix contains information about contacting Actel and using these support services.

## **Customer Service**

Contact Customer Service for non-technical product support, such as product pricing, product upgrades, update information, order status, and authorization.

From Northeast and North Central U.S.A., call **650.318.4480** From Southeast and Southwest U.S.A., call **650.318.4480** From South Central U.S.A., call **650.318.4434** From Northwest U.S.A., call **650.318.4434** From Canada, call **650.318.4480** From Europe, call **650.318.4252** or **+44 (0) 1276 401 500** From Japan, call **650.318.4743** From the rest of the world, call **650.318.4743** Fax, from anywhere in the world **650.318.8044** 

## Actel Customer Technical Support Center

Actel staffs its Customer Technical Support Center with highly skilled engineers who can help answer your hardware, software, and design questions. The Customer Technical Support Center spends a great deal of time creating application notes and answers to FAQs. So, before you contact us, please visit our online resources. It is very likely we have already answered your questions.

## **Actel Technical Support**

Visit the Actel Customer Support website (http://www.actel.com/support/search/default.aspx) for more information and support. Many answers available on the searchable web resource include diagrams, illustrations, and links to other resources on the Actel web site.

## Website

You can browse a variety of technical and non-technical information on Actel's home page, at http://www.actel.com/.

## **Contacting the Customer Technical Support Center**

Highly skilled engineers staff the Technical Support Center from 7:00 A.M. to 6:00 P.M., Pacific Time, Monday through Friday. Several ways of contacting the Center follow:

### Email

You can communicate your technical questions to our email address and receive answers back by email, fax, or phone. Also, if you have design problems, you can email your design files to receive assistance. We constantly monitor the email account throughout the day. When sending your request to us, please be sure to include your full name, company name, and your contact information for efficient processing of your request.

#### **Product Support**



The technical support email address is tech@actel.com.

### Phone

Our Technical Support Center answers all calls. The center retrieves information, such as your name, company name, phone number and your question, and then issues a case number. The Center then forwards the information to a queue where the first available application engineer receives the data and returns your call. The phone hours are from 7:00 A.M. to 6:00 P.M., Pacific Time, Monday through Friday. The Technical Support numbers are:

#### 650.318.4460 800.262.1060

Customers needing assistance outside the US time zones can either contact technical support via email (tech@actel.com) or contact a local sales office. Sales office listings can be found at www.actel.com/company/contact/default.aspx.



# Actel is the leader in low-power FPGAs and mixed-signal FPGAs and offers the most comprehensive portfolio of system and power management solutions. Power Matters. Learn more at http://www.actel.com .

Actel Corporation • 2061 Stierlin Court • Mountain View, CA 94043 • USA Phone 650.318.4200 • Fax 650.318.4600 • Customer Service: 650.318.1010 • Customer Applications Center: 800.262.1060 Actel Europe Ltd. • River Court, Meadows Business Park • Station Approach, Blackwater • Camberley Surrey GU17 9AB • United Kingdom Phone +44 (0) 1276 609 300 • Fax +44 (0) 1276 607 540

**Actel Japan** • EXOS Ebisu Building 4F • 1-24-14 Ebisu Shibuya-ku • Tokyo 150 • Japan Phone +81.03.3445.7671 • Fax +81.03.3445.7668 • http://jp.actel.com

Actel Hong Kong • Room 2107, China Resources Building • 26 Harbour Road • Wanchai • Hong Kong Phone +852 2185 6460 • Fax +852 2185 6488 • www.actel.com.cn

50200187-1/02.10