

512Kx32 Synchronous Pipeline Burst SRAM

FEATURES

- Fast clock speed: 200, 166, 150 & 133MHz
- Fast access times: 3.0ns, 3.5ns, 3.8ns & 4.0ns
- Fast OE# access times: 3.0ns, 3.5ns, 3.8ns 4.0ns
- +3.3V power supply (Vcc)
- Separate +3.3V isolated output buffer supply (Vccq)
- Snooze mode for reduced-power standby
- Single-cycle deselect
- Common data inputs and data outputs
- Individual Byte Write control
- Clock-controlled and registered addresses, data I/Os and control signals
- Burst control (interleaved or linear burst)
- Packaging:
 - 119-bump BGA package
- Low capacitive bus loading

DESCRIPTION

The WEDC SyncBurst - SRAM family employs high-speed, low-power CMOS designs that are fabricated using an advanced CMOS process. WEDC's 16Mb SyncBurst SRAMs integrate two 512K x 16 SRAMs into a single BGA package to provide 512K x 32 configuration. All synchronous inputs pass through registers controlled by a positive-edge-triggered single-clock input (CLK). The synchronous inputs include all addresses, all data inputs, active LOW chip enable (CS#), burst control input (ADSC#) and byte write enables (BW0-3#). Asynchronous inputs include the output enable (OE#), clock (CLK) and snooze enable (ZZ). There is also a burst mode input (MODE) that selects between interleaved and linear burst modes. Write cycles can be from one to four bytes wide, as controlled by the write control inputs. Burst operation can be initiated with the address status controller (ADSC#) input.

* This product under development, not fully characterized, and is subject to change without notice.


FIGURE 1 – PIN CONFIGURATION

(Top View)

	1	2	3	4	5	6	7
A	Vccq	SA	SA	NC	SA	SA	Vccq
B	NC	SA	SA	ADSC#	SA	SA	NC
C	NC	SA	SA	Vcc	SA	SA	NC
D	DQc	NC	Vss	NC	Vss	NC	DQb
E	DQc	DQc	Vss	CS#	Vss	DQb	DQb
F	Vccq	DQc	Vss	OE#	Vss	DQb	Vccq
G	DQc	DQc	BWc#	NC	BWb#	DQb	DQb
H	DQc	DQc	Vss	NC	Vss	DQb	DQb
J	Vccq	Vcc	NC	Vcc	NC	Vcc	Vccq
K	DQd	DQd	Vss	CLK	Vss	DQa	DQa
L	DQd	DQd	BWd#	NC	BWa#	DQa	DQa
M	Vccq	DQd	Vss	BWE#	Vss	DQa	Vccq
N	DQd	DQd	Vss	SA1	Vss	DQa	DQa
P	DQd	NC	Vss	SA0	Vss	NC	DQa
R	NC	SA	MODE	Vcc	NC	SA	NC
T	NC	NC	SA	SA	SA	NC	ZZ
U	Vccq	DC	DC	DC	DC	NC	Vccq

NOTE: DC = Do Not Connect
NC = Not Connected internally

BLOCK DIAGRAM



PIN DESCRIPTION

	Symbol	Type	Description
P4 N4 A2, C2, R2, B2 A3, B3, C3, T3 T4, A5, B5, C5, T5, A6, B6, C6, R6	SA0 SA1 SA	Input	Synchronous Address Inputs: These inputs are registered and must meet the setup and hold times around the rising edge of CLK.
L5 G5 G3 L3	BWA# BWB# BWC# BWD#	Input	Synchronous Byte Write Enables: These active LOW inputs allow individual bytes to be written and must meet the setup and hold times around the rising edge of CLK. A byte write enable is LOW for a WRITE cycle and HIGH for a READ cycle. BWA# controls DQa's and DQP _a ; BWB# controls DQb's and DQP _b ; BWC# controls DQc's and DQP _c ; BWD# controls DQd's and DQP _d .
M4	BWE#	Input	Byte Write Enable: This active LOW input permits BYTE WRITE operations and must meet the setup and hold times around the rising edge of CLK.
K4	CLK	Input	Clock: This signal registers the address, data, chip enable, byte write enables and burst control inputs on its rising edge. All synchronous inputs must meet setup and hold times around the clock's rising edge.
E4	CS#	Input	Synchronous Chip Enable: This active LOW input is used to enable the device and conditions the internal use of ADSP. CS# is sampled only when a new external address is loaded.
T7	ZZ	Input	Snooze Enable: This active HIGH, asynchronous input causes the device to enter a low-power standby mode in which all data in the memory array is retained. When active, all other inputs are ignored.
F4	OE#	Input	Output Enable: This active LOW, asynchronous input enables the data I/O output drivers.
B4	ADSC#	Input	Synchronous Address Status Controller: This active LOW input interrupts any ongoing burst, causing a new external address to be registered. A READ or WRITE is performed using the new address if CS is LOW. ADSC is also used to place the chip into power-down state when CS is HIGH.
R3	MODE	Input	Mode: This input selects the burst sequence. A LOW on MODE selects "linear burst." NC or HIGH on this input selects "interleaved burst." Do not alter input state while device is operating.
(a) K6, L6, M6, N6, K7, L7, N7, P7 (b) E6, F6, G6, H6, D7, E7, G7, H7 (c) D1, E1, G1, H1 E2, F2, G2, H2 (d) K1, L1, N1, P1, K2, L2, M2, N2	DQA DQB DQC DQD	Input/ Output	SRAM Data I/Os: Byte "a" is DQa's; Byte "b" is DQb's; Byte "c" is DQc's; Byte "d" is DQd's. Input data must meet setup and hold times around rising edge of CLK.
J2, C4, J4, R4, J6,	V _{CC}	Supply	Core Power Supply
A1, F1, J1, M1, U1 A7, F7, J7, M7, U7	V _{CCQ}	Supply	Isolated Output Buffer Supply
D3, E3, F3, H3, K3, M3, N3, P3, D5, E5, F5, H5, K5, M5, N5, P5	V _{SS}	Supply	Ground: GND.

INTERLEAVED BURST TABLE

(MODE = NC OR HIGH)

First Address External	Second Address Internal	Third Address Internal	Fourth Address Internal
X...X00	X...X01	X...X10	X...X11
X...X01	X...X00	X...X11	X...X10
X...X10	X...X11	X...X00	X...X01
X...X11	X...X10	X...X01	X...X00

LINEAR BURST TABLE

(MODE = LOW)

First Address External	Second Address Internal	Third Address Internal	Fourth Address Internal
X...X00	X...X01	X...X10	X...X11
X...X01	X...X10	X...X11	X...X00
X...X10	X...X11	X...X00	X...X01
X...X11	X...X00	X...X01	X...X10

TRUTH TABLE

Function	Address Used	CS#	ZZ	ADSC#	WRITE#	OE#	CLK	DQ
Deselected Cycle, Power-Down	None	H	L	L	X	X	L-H	High-Z
SNOOZE MODE, Power-Down	None	X	H	X	X	X	X	High-Z
WRITE Cycle, Begin Burst	External	L	L	L	L	X	L-H	D
READ Cycle, Begin Burst	External	L	L	L	H	L	L-H	Q
READ Cycle, Begin Burst	External	L	L	L	H	H	L-H	High-Z
READ Cycle, Suspend Burst	Current	X	L	H	H	L	L-H	Q
READ Cycle, Suspend Burst	Current	X	L	H	H	H	L-H	High-Z
READ Cycle, Suspend Burst	Current	H	L	H	H	L	L-H	Q
READ Cycle, Suspend Burst	Current	H	L	H	H	H	L-H	High-Z
WRITE Cycle, Suspend Burst	Current	X	L	H	L	X	L-H	D
WRITE Cycle, Suspend Burst	Current	H	L	H	L	X	L-H	D

NOTES:

- X means "Don't Care." H means logic HIGH. L means logic LOW.
- For WRITE#, L means any one or more byte write enable signals (BWA#, BWb#, BWc# or BWd#) and BWE# are LOW.
- BWA# enables WRITES to DQA's. BWb# enables WRITES to DQb's. BWc# enables WRITES to DQc's. BWd# enables WRITES to DQd's.
- All inputs except OE# and ZZ must meet setup and hold times around the rising edge (LOW to HIGH) of CLK.
- Wait states are inserted by suspending burst.
- For a WRITE operation following a READ operation, OE# must be HIGH before the input data setup time and held HIGH throughout the input data hold time.
- This device contains circuitry that will ensure the outputs will be in High-Z during power-up.

PARTIAL TRUTH TABLE – WRITE COMMANDS

Function	BWE#	BWA#	BWB#	BWC#	BWD#
Read	H	X	X	X	X
Read	L	H	H	H	H
Write Byte "A"	L	L	H	H	H
Write All Bytes	L	L	L	L	L

NOTE: Using BWE# and BWA# through BWD#, any one or more bytes may be written.

ABSOLUTE MAXIMUM RATINGS*

Voltage on V _{CC} Supply relative to V _{SS}	-0.5V to +4.6V
Voltage on V _{CCQ} Supply relative to V _{SS}	-0.5V to +V _{CC}
V _{IN} (DQX)	-0.5V to V _{CCQ} +0.5V
V _{IN} (Inputs)	-0.5V to V _{CC} +0.5V
Storage Temperature (BGA)	-55°C to +125°C

*Stress greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions greater than those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

ELECTRICAL CHARACTERISTICS

Description	Symbol	Conditions	Min	Max	Units	Notes
Input High (Logic 1) Voltage	V _{IH}		2.0	V _{CC} +0.3	V	1
Input Low (Logic 0) Voltage	V _{IL}		-0.3	0.8	V	1
Input Leakage Current	I _{LI}	0V ≤ V _{IN} ≤ V _{CC}	-10	10	μA	2
Output Leakage Current	I _{LO}	Output(s) disabled, 0V ≤ V _{IN} ≤ V _{CC}	-5	5	μA	
Output High Voltage	V _{OH}	I _{OH} = -4.0mA	2.4	—	V	1
Output Low Voltage	V _{OL}	I _{OL} = 8.0mA	—	0.4	V	1
Supply Voltage	V _{CC}		3.135	3.6	V	1
Isolated Output Buffer Supply	V _{CCQ}		3.135	3.6	V	

NOTES:

- All voltages referenced to V_{SS} (GND).
- MODE and ZZ pins have an input leakage = ±60μA.

DC CHARACTERISTICS

Description	Symbol	Conditions	200 MHz	166 MHz	150 MHz	133 MHz	Units	Notes
Power Supply Current: Operating	I _{DD}	Device selected; All inputs ≤ V _{IL} or 3 V _{IH} ; Cycle time 3 t _{CC} MIN; V _{CC} = MAX; Outputs open	950	800	740	600	mA	1,2,3
CMOS Standby	ISB ₂	Device deselected; V _{CC} = MAX; All inputs ≤ V _{SS} + 0.2 or V _{CC} - 0.2; All inputs static; CLK frequency = 0	80	80	80	80	mA	2,3
TTL Standby	ISB ₃	Device deselected; V _{CC} = MAX; All inputs ≤ V _{IL} or V _{IH} ; All inputs static; CLD frequency = 0	80	80	80	80	mA	2,3
Clock Running	ISB ₄	Device deselected; V _{CC} = MAX; All inputs ≤ V _{SS} + 0.2 or V _{CC} - 0.2; Cycle time 3 t _{CC} MIN	220	180	160	140	mA	2,3

NOTES:

- I_{DD} is specified with no output current and increases with faster cycle times. I_{DD} increases with faster cycle times and greater output loading.
- "Device deselected" means device is in power-down mode as defined in the truth table. "Device selected" means device is active (not in power-down mode).
- Typical values are measured at 3.3V, 25°C and 133MHz.

BGA CAPACITANCE

Description	Conditions	Symbol	Max	Units	Notes
Control Input Capacitance	T _A = 25°C; f = 1MHz	C _I	TBD	pF	1
Input/Output Capacitance (DQ)	T _A = 25°C; f = 1MHz	C _O	TBD	pF	1
Address Capacitance	T _A = 25°C; f = 1MHz	C _A	TBD	pF	1
Clock Capacitance	T _A = 25°C; f = 1MHz	C _{CK}	TBD	pF	1


NOTES:

- This parameter is sampled.

AC CHARACTERISTICS

Parameter	Symbol	200MHz		166MHz		150MHz		133MHz		Units
		Min	Max	Min	Max	Min	Max	Min	Max	
Clock										
Clock Cycle Time	t _{CC}	5.0		6.0		6.6		7.5		ns
Clock Frequency	t _{CF}		200		166		150		133	MHz
Clock HIGH Time	t _{KH}	2.0		2.4		2.6		2.6		ns
Clock LOW Time	t _{KL}	2.0		2.4		2.6		2.6		ns
Output Times										
Clock to output valid	t _{KQ}		3.0		3.5		3.8		4.0	ns
Clock to output invalid (2)	t _{KQX}	1.25		1.25		1.25		1.5		ns
Clock to output on Low-Z (2,3,4)	t _{KQLZ}	0		0		0		0		ns
Clock to output in High-Z (2,3,4)	t _{KQHZ}		3.0		3.5		3.8		4.0	ns
OE# to output valid (5)	t _{OEQ}		3.0		3.5		3.8		4.0	ns
OE# to output in Low-Z (2,3,4)	t _{OEZ}	0		0		0		0		ns
OE# to output in High Z (2,3,4)	t _{OEHZ}		3.0		3.5		3.8		4.0	ns
Setup Times										
Address (6,7)	t _{AS}	1.5		1.5		1.5		1.5		ns
Address status (ADSC#) (6,7)	t _{ADSS}	1.5		1.5		1.5		1.5		ns
Write signals (BWA#-BWB#, BWE#) (6,7)	t _{WS}	1.5		1.5		1.5		1.5		ns
Data-in (6,7)	t _{DS}	1.5		1.5		1.5		1.5		ns
Chip enables (CS#) (6,7)	t _{CSS}	1.5		1.5		1.5		1.5		ns
Hold Times										
Address (6,7)	t _{AH}	0.5		0.5		0.5		0.5		ns
Address status (ADSC#) (6,7)	t _{ADSH}	0.5		0.5		0.5		0.5		ns
Write Signals (BWA#-BWB#, BWE#) (6,7)	t _{WH}	0.5		0.5		0.5		0.5		ns
Data-in (6,7)	t _{DH}	0.5		0.5		0.5		0.5		ns
Chip Enables (CS#) (6,7)	t _{CSH}	0.5		0.5		0.5		0.5		ns

- NOTES:
- Test conditions as specified with the output loading as shown in Figure 1 for 3.3V I/O unless otherwise noted.
 - This parameter is measured with output load as shown in Figure 2 for 3.3V I/O.
 - This parameter is sampled.
 - Transition is measured $\pm 500\text{mV}$ from steady state voltage.
 - OE# is a "Don't Care" when a byte write enable is sampled LOW.
 - A WRITE cycle is defined by at least one byte write enable LOW for the required setup and hold times. A READ cycle is defined by all byte write enables HIGH and ADSC# LOW for the required setup and hold times.
 - This is a synchronous device. All addresses must meet the specified setup and hold times for all rising edges of CLK when ADSC# is LOW and chip enabled. All other synchronous inputs must meet the setup and hold times with stable logic levels for all rising edges of clock (CLK) when the chip is enabled. Chip enable must be valid at each rising edge of CLK when ADSC# is LOW to remain enabled.

OUTPUT LOADS

AC TEST CONDITIONS

Parameter	3.3V I/O	Unit
Input Pulse Levels	V _{SS} to 3.0	V
Input Rise and Fall Times	1	ns
Input Timing Reference Levels	1.5	V
Output Timing Reference Levels	1.5	V
Output Load	See figure at left	

SNOOZE MODE

SNOOZE MODE is a low-current, “power-down” mode in which the device is deselected and current is reduced to I_{SB2Z} . The duration of SNOOZE MODE is dictated by the length of time ZZ is in a HIGH state. After the device enters SNOOZE MODE, all inputs except ZZ become gated inputs and are ignored. ZZ is an asynchronous, active HIGH input that causes the device to

enter SNOOZE MODE. When ZZ becomes a logic HIGH, I_{SB2Z} is guaranteed after the setup time t_{ZZ} is met. Any READ or WRITE operation pending when the device enters SNOOZE MODE is not guaranteed to complete successfully. Therefore, SNOOZE MODE must not be initiated until valid pending operations are completed.

SNOOZE MODE

Description	Conditions	Symbol	Min	Max	Units
Current during SNOOZE MODE	$ZZ \geq V_{IH}$	I_{SB2Z}		100	mA
ZZ active to input ignored	$ZZ \geq V_{IH}$	t_{ZZ}		$2(t_{kc})$	ns
ZZ inactive to input sampled		t_{RZZ}	$2(t_{kc})$		ns
ZZ active to snooze current		t_{ZZI}		$2(t_{kc})$	ns
ZZ inactive to exit snooze current		t_{RZZI}	0		ns

FIGURE 2 – SNOOZE MODE TIMING DIAGRAM






FIGURE 3 – READ TIMING DIAGRAM

NOTES:


1. Q (A₂) refers to output from address A₂. Q (A₂₊₁) refers to output from the next internal burst address following A₂.

FIGURE 4 – WRITE TIMING DIAGRAM

NOTES:

1. D (A₂) refers to output from address A₂. D (A₂₊₁) refers to output from the next internal burst address following A₂.
2. OE# must be HIGH before the input data setup and held HIGH throughout the data hold time. This prevents input/output data content in for the time period prior to the byte write enable inputs being sampled.
3. Full-width WRITE can be initiated by BWE#, BWA#, - BWD# LOW. Timing is shown assuming that the device was not enabled before entering into its sequence. OE# does not cause Q to be driven until after the following clock rising edge.

ORDERING INFORMATION

512Kx32 Part Number	Configure	t _{ko} Max (ns)	Clock (MHz)
Commercial Temp Range (0°C to 70°C)			
WED2DL32512V25BC	512Kx32	3.0	200
WED2DL32512V35BC	512Kx32	3.5	166
WED2DL32512V38BC	512Kx32	3.8	150
WED2DL32512V40BC	512Kx32	4.0	133
Industrial Temp Range (-40°C to +85°C)			
WED2DL32512V38BI	512Kx32	3.8	150
WED2DL32512V40BI	512Kx32	4.0	133

PACKAGE DIMENSION: 119 BUMP PBGA


Document Title

512Kx32 Synchronous Pipeline Burst SRAM

Revision History

Rev #	History	Release Date	Status
Rev 1	Created	November 1999	Advanced
Rev 2	2.1 Updated specs 2.2 Moved from Advanced to Preliminary	January 2002	Preliminary
Rev 3	3.1 Updated data sheet format to WEDC 3.2 Moved from Preliminary to Final	November 2004	Final
Rev 4	4.1 Updated data sheet format to WEDC	October 2009	Final
Rev 5	Changes (Pg. 1, 2, 9) 5.1 Deleted "Global Write" 5.2 Used alpha numeric in pen discription 5.3 Updated mechanical outline drawing 5.4 Changed data sheet to PRELIMINARY - re: design with new die	November 2009	Preliminary
Rev 6	Changes (Pg. 1-10) 6.1 Change document layout from White Electronic Designs to Microsemi	February 2011	Preliminary