# MT90503 API User Guide

Part Number:

MT90503

**Revision Number:** 

2.4

Issue Date:

August 2004



PURCHASE OF THIS PRODUCT DOES NOT GRANT THE PURCHASER ANY RIGHTS UNDER PATENT NO. 5,260,978. USE OF THIS PRODUCT OR ITS RE-SALE AS A COMPONENT OF ANOTHER PRODUCT MAY REQUIRE A LICENSE UNDER THE PATENT WHICH IS AVAILABLE FROM TELCORDIA TECHNOLOGIES, INC., 445 SOUTH STREET, MORRISTOWN, NEW JERSEY 07960.

ZARLINK ASSUMES NO RESPONSIBILITY OR LIABILITY THAT MAY RESULT FROM ITS CUSTOMERS' USE OF ZARLINK PRODUCTS WITH RESPECT TO THIS PATENT. IN PARTICULAR, ZARLINK'S PATENT INDEMNITY IN ITS TERMS AND CONDITIONS OF SALES WHICH ARE SET OUT IN ITS SALES ACKNOWLEDGEMENTS AND INVOICES DOES NOT APPLY TO THIS PATENT.

# **Table of Contents**

1.0 Overview	
1.1 Definitions	
1.2 Documentation and Coding Conventions	7
1.2.1 Code Header Files	
1.3 API Function Summary	
1.4 User Supplied Function Summary	10
1.5 System Architecture	11
2.0 API Function Descriptions	
2.1 Initialization Functions	18
2.1.1 mt90503_open; mt90503_open_sw & mt90503_open_hw	
2.1.2 mt90503_open_instance_size	19
2.1.2.1 Structure MT90503_INSTANCE_SIZE	
2.1.3 mt90503 close.	
2.1.3.1 Structure MT90503_CLOSE_CHIP	
2.1.4 mt90503_get_hw_revision	
2.1.4.1 Structure MT90503_REVISION	
2.2 ATM Functions:	
2.2.1 mt90503_open_cbr_vc.	
2.2.1.1 Structure MT90503_CBR_VC	
2.2.2 mt90503_open_data_vc.	
2.2.2.1 Structure MT90503_DATA_VC	
2.2.3 mt90503_close_vc	
2.2.3.1 Structure MT90503_CLOSE_VC	
2.3 TDM Functions	33
2.3.1 mt90503_open_channel_in_vc	
2.3.1.1 Structure MT90503_CBR_CH	
2.3.2 mt90503_open_channel_in_loopback	
2.3.2.1 Structure MT90503_LLL_CH	
2.3.3 mt90503_close_channel	
2.3.3.1 Structure MT90503_CLOSE_CH	
2.4 Statistics Functions	
2.4.1 mt90503_get_chip_statistics	
2.4.1.1 Statistics Structure MT90503_CHIP_STATS	
2.4.2 mt90503_convert_chip_statistics_to_text	
2.4.2.1 Structure MT90503_CONVERT_CHIP_STATS	
2.4.3 mt90503_get_cbr_vc_statistics	
2.4.3.1 Structure MT90503_VC_STATS	
2.4.4 mt90503_convert_cbr_vc_statistics_to_text	
2.4.4.1 Structure MT90503_CONVERT_VC_STATS.	
2.5 Utility Functions	
2.5.1 mt90503_get_handle_list.	
2.5.1.1 Structure MT90503_HANDLE_REQUEST	
2.6 Diagnostics Functions	
2.6.1.1 Structure MT90503 H100 DIAG	
2.6.2 mt90503 convert h100 diagnostics to text.	
2.6.2.1 Structure MT90503 CONVERT H100 DIAG	
2.6.3 mt90503_get_console_msgs	
2.6.3.1 Structure MT90503_CONSOLE_MSG	58
2.7 H100 Functions	
2.7.1 mt90503_set_h100_master_mode	
2.7.1.1 Structure MT90503_H100_MASTER_PARMS	59

# **Table of Contents**

	50
2.7.2 mt90503_set_h100_slave_mode.	
2.7.2.1 Structure MT90503_H100_SLAVE_PARMS	
2.8 Data Cell Functions	
2.8.1 mt90503_send_data_cell.	
2.8.1.1 Structure MT90503_TX_DATA_CELL	
2.8.2 mt90503_send_test_cell	
2.8.2.1 Structure MT90503_TX_TEST_CELL	
2.8.3 mt90503_receive_data_cell	63
2.8.3.1 Structure MT90503_RX_DATA_CELL	
2.9 CAS Functions.	
2.9.1 mt90503_get_cas_change.	
2.9.1.1 Structure MT90503_CAS_CHANGE	
2.9.2 mt90503_change_tx_cpu_cas	
2.9.2.1 Structure MT90503_TX_CPU_CAS	
2.9.3 mt90503_change_rx_cpu_cas.	
2.9.3.1 Structure MT90503_RX_CPU_CAS.	
2.9.3.2 mt90503_select_cas_source	
2.9.3.3 Structure MT90503_CAS_SOURCE	
2.10 Clock Recovery Functions	
2.10.1 mt90503_get_clk_recovery_point	
2.10.1.1 Structure MT90503_CLK_RECOV_PNT	70
2.11 GPIO Functions	
2.11.1 mt90503_set_gpio_value	
2.11.1.1 Structure MT90503_SET_GPIO_PARMS	
2.11.2 mt90503_get_gpio_value.	
2.11.2.1 Structure MT90503_GET_GPIO_PARMS	. 73
2.12 Interrupt Functions.	
2.12.1 mt90503_interrupt_service_routine	
2.12.1.1 Structure MT90503_INT_STRUCT	
2.12.1.2 Structure MT90503_INT_FLAGS	
2.12.2 mt90503_mask_interrupt	
2.12.2.1 Structure MT90503_MASK_INT_PARMS	
2.12.3 mt90503_configure_interrupts	
2.13 Polling Functions	
2.13.1 mt90503_poll_chip_stats	83
2.13.1.1 Structure MT90503_POLL_CHIP_STATS	83
2.13.2 mt90503_poll_vc_stats	84
2.13.2.1 Structure MT90503_POLL_VCS_STATS.	84
3.0 User Supplied Function Descriptions	
3.1 Write Functions	
3.1.1 mt90503_driver_write_api, _apiisr, _osisr	85
3.1.1.1 Structure MT90503_WRITE_PARMS	
3.1.2 mt90503_driver_write_smear_api, _apiisr, osisr	86
3.1.2.1 Structure MT90503_WRITE_SMEAR_PARMS	
3.2 Read Functions	
3.2.1 mt90503_driver_read_api, _apiisr, _osisr	
3.2.1.1 Structure MT90503_READ_PARMS	
3.2.2 mt90503_driver_read_burst_api, _apiisr, _osisr	
3.2.2.1 Structure MT90503_READ_BURST_PARMS	89
3.2.3 mt90503_driver_read_debug_api, _apiisr, _osisr	
3.2.3.1 Structure MT90503_READ_DEBUG_PARMS	
3.3 Interrupt Service Routine Called From API	90

## **Table of Contents**

3.3.1 mt90503_access_apiisr	
3.3.1.1 Structure MT90503_PIPE_STRUCT	
4.0 Return Codes	
5.0 Configuration Structures	
5.1 Structure MT90503_CONF	
5.1.1 General Parameters.	
5.1.2 Interrupt Configuration Parameters	
5.1.3 Memory Configuration Parameters	100
5.1.4 Utopia Port Physical Configuration Parameters.	101
5.1.4.1 Utopia Clock Divider Configuration Parameters	104
5.1.5 UTOPIA Operational Characteristics Parameters	105
5.1.5.1 General	105
5.1.5.2 Cell Routing	106
5.1.5.3 Flow Control	109
5.1.6 TXSAR Scheduler Parameters	
5.1.7 TDM configuration Parameters	
5.2 Structure MT90503_CONF_WHEEL	
5.3 Structure MT90503_WHEEL_MAPPING	
5.4 Structure MT90503_CONF_INTERRUPTS	

## 1.0 Overview

This document defines the C-language application programming interface functions.<sup>1</sup>

The library was compiled using Microsoft Visual C++ 6.0.

## 1.1 Definitions

- LUT Look Up Table. The table used on each UTOPIA port to perform routing and/or translation of the VPI, VCI of a cell header.
- **RX** The receive direction with respect to the UTOPIA bus. Thus, RX means out of the chip when referring to the TDM bus and into the chip when referring to the UTOPIA bus.
- **TX** The transmit direction with respect to the UTOPIA bus. Thus, TX means into the chip when referring to the TDM bus and out of the chip when referring to the UTOPIA bus.
- **TSST** A TDM time-slot stream.
- **VC** A virtual circuit.

## **1.2 Documentation and Coding Conventions**

- In this document:
- all addresses are byte addresses.
- numbers are decimal unless otherwise specified.
- a word is 16 bits, and a byte 8 bits.
- all memory locations are laid-out in the little endian format.
- when a parameter value is greater than 32 bits it is stored in an array where the lowest indexed element contains the LSB.

All function parameters are passed in C structures to allow for compatibility of code upgrades. Each parameter is documented here with 3 fields:

- Direction indicates if the parameter is an input (IN), output (OUT), or input and output (IO) of the function. When a parameter is a pointer the direction is indicated as direction/direction, where the first direction refers to the pointer itself (typically IN) and the second direction (after the slash) refers to the memory pointed to by the pointer. Thus, a pointer direction of IN/OUT indicates that the pointer is an input to the function (i.e. the value of the pointer will not be modified), and the memory pointed to by the pointer is used for output.
- Type indicates the C type of the parameter. A ULONG is 32 bit value. Parameters may also be declared as arrays and are documented here as ULONG[x] where x indicates the number of elements. Also used in the API are unsigned characters (8-bit values) indicated as BYTEs. As with ULONGs, parameters may also be declared as arrays and are documented here as BYTE[x] where x indicates the number of elements.
- Default indicates the default value the parameter is initialized to by an associated function for initializing the structure. A value of UNDEFINED means that the \_def function will initialize the parameter to a value for that parameter which indicates undefined. The API will return an error if the parameter remains undefined when the structure is passed to the associated function.

<sup>1.</sup> The MT90503 API software was developed with the assistance of OCTASIC Inc.

Every function has an associated "\_def" or default version that initializes the parameter structure. Even if the function requires no inputs there is a \_def version. If the \_def function is always used to initialize parameter structures, future versions of the API can be backward compatible with older user code as any new feature parameters can be initialized properly.

## 1.2.1 Code Header Files

The code of the API is split into three compilable entities: API, APIISR, and APIMI (these blocks are described later in **Section "1.5 System Architecture"**). Because the code is in separate entities, each entity has its respective. H file for the functions exported by that entity. These files are needed by the user application to call the functions. The files are listed below, as well as their relation to the code entities:

- API => mt90503\_api.h
- APIISR => mt90503 apiisr.h
- APIMI => mt90503 apimi.h

Also, as explained later in this document, the user must supply C code to the API. The user code provides the link between the API and APIISR entities, and allows the three entities to perform read and write accesses to the chip. These functions are described in **Section "3.0 User Supplied Function Descriptions"**. The definitions of the structures needed by all user-supplied functions are contained in mt90503\_apiud.h. The file is needed by the user-supplied functions of the structures used.

## 1.3 API Function Summary

Initialization Functions	
mt90503_open	Performs all required operations to initialize the chip.
mt90503_open_instance_size	Returns the required size of the instance structure.
mt90503_close	Performs all necessary clean-up to cease using the chip.
mt90503_get_hw_revision	Returns the device revision number.
ATM Functions	
mt90503_open_cbr_vc	Opens a bi-directional CBR VC (from TDM bus to UTOPIA bus and vice-versa).
mt90503_open_data_vc	Opens a unidirectional data VC (from UTOPIA bus to data cell FIFO or UTOPIA bus).
mt90503_close_data_vc	Closes a unidirectional data VC.
TDM Functions	
mt90503_open_channel_in_vc	Adds a bidirectional channel to an open CBR VC (64 kbs in TX and in RX).
mt90503_open_channel_in_loopback	Opens a unidirectional loopback channel from TDM bus to TDM bus.
mt90503_close_channel	Closes a channel.
Statistics Functions	
mt90503_get_chip_statistics	Gets general chip statistics structure.
mt90503_convert_chip_statistics_to_text	Converts chip statistics structure to a string.
mt90503_get_cbr_vc_statistics	Gets statistics structure for an open CBR VC.

mt90503_convert_cbr_vc_statistics_to_text	Converts CBR VC statistics structure to a string.
Utility Functions	
mt90503_get_handle_list	Retrieves a list of channel handles in a user specified state.
Diagnostics Functions	
mt90503_get_h100_diagnostics	Gets diagnostics structure for H100 bus.
mt90503_convert_h100_diagnostics_to_text	Converts H100 diagnostics structure to a string.
mt90503_get_console_messages	Gets diagnostic API console messages.
H100 Functions	
mt90503_set_h100_master_mode	Sets the chip's role as master on the H100 bus.
mt90503_set_h100_slave_mode	Sets which master the chip will obey.
Data Cell Functions	
mt90503_send_data_cell	Inserts a raw ATM cell in the TX data cell FIFO.
mt90503_send_test_cell	Inserts a raw ATM cell in the TX data cell FIFO that will be treated as received on a specified UTOPIA RX port.
mt90503_receive_data_cell	Retrieves a raw ATM cell from the RX data cell FIFO if one is available.
CAS Functions	
mt90503_get_cas_change	Retrieves a CAS change message if one is available.
mt90503_change_tx_cpu_cas	Changes the CAS value inserted, in the TX direction of a VC, by the CPU.
mt90503_change_rx_cpu_cas	Changes the CAS value inserted, in the RX direction of a VC, by the CPU.
mt90503_select_cas_source	Allows the user to change the source of CAS information.
Clock Recovery Functions	
mt90503_get_clk_recovery_point	Returns clock recovery points to recover a network clock from a channel.
GPIO Functions	
mt90503_set_gpio_value	Sets the specified GPIO pin to the given value.
mt90503_get_gpio_value	Gets the current input level of the specified GPIO pin.
Interrupt Functions	
mt90503_interrupt_service_routine	Function to be called when the chip asserts its interrupt.
mt90503_mask_interrupt	Function is called to temporarily disable the chip's interrupt pins.
mt90503_configure_interrupts	Function is called to change the configuration of interrupts
Polling Functions	

mt90503\_poll\_chip\_stats

mt90503\_poll\_vc\_stats

Maintains chip statistics

Maintains VC statistics

## 1.4 User Supplied Function Summary


In order to allow implementation independence the API functions make all accesses to the device through user supplied read and write functions. The requirements and considerations for these routines can be found in **Section** "3.0 User Supplied Function Descriptions".

Write Functions	
mt90503_driver_write_api	Performs a single word write to the chip.
mt90503_driver_write_apiisr	Performs a single word write to the chip.
mt90503_driver_write_osisr	Performs a single word write to the chip.
mt90503_driver_write_smear_api	Performs a smear of a word to a block of addresses.
mt90503_driver_write_smear_apiisr	Performs a smear of a word to a block of addresses.
mt90503_driver_write_smear_osisr	Performs a smear of a word to a block of addresses.
Read Functions	
mt90503_driver_read_api	Performs a single word read from the chip.
mt90503_driver_read_apiisr	Performs a single word read from the chip.
mt90503_driver_read_osisr	Performs a single word read from the chip.
mt90503_driver_read_burst_api	Performs a burst of reads from the chip.
mt90503_driver_read_burst_apiisr	Performs a burst of reads from the chip.
mt90503_driver_read_burst_osisr	Performs a burst of reads from the chip.
mt90503_driver_read_debug_api	Performs a burst of reads from the chip with parity.
mt90503_driver_read_debug_apiisr	Performs a burst of reads from the chip with parity.
mt90503_driver_read_debug_osisr	Performs a burst of reads from the chip with parity.
API ISR Interface	
mt90503_access_apiisr	API ISR entry point for API code entity.

## **1.5 System Architecture**


The API is structured such that the code is stateless. All state of the API is contained in user allocated memory. This memory is referred to as the instance structures of the chip. For every API function called by the user, one of the chip's instance structure pointers is provided as a parameter. This allows the API code to service multiple chips. The instance structure pointers may be stored by the user in an array, and indexed by chip number. When an API function is to be called, the appropriate pointer can then be retrieved from the list, via the chip's index, and passed to the function.

The system architecture of the API is described below for an embedded system in two different interrupt-handling methods: with and without deferred procedure calls. In the first case, a deferred procedure call is not used, and the API's ISR is called by the OS's ISR directly at the interrupt priority level. This architecture is depicted below. All blocks shaded in dark grey in the two figures are API code. All other blocks represent code provided by the user.



## Figure 1 - System Architecture without Deferred Interrupt Procedure Call

The next figure depicts an architecture that uses deferred procedure calls. The OS's ISR simply defers the calling of the API's ISR to a later time, and at a lower interrupt priority level.



## Figure 2 - System Architecture with Deferred Interrupt Procedure Call

In both architectures, an API serialization layer is needed to avoid a race condition between two threads, utilizing the same instance structure pointers, and attempting to call an API function. The serialization may be implemented

in the form of a semaphore or mutex, for example. The serialization layer lies between the API and the user application (and is managed by the user).

Another serialization layer is needed for the APIISR code entity. The code entities are described below. Because the user is responsible for calling the APIISR within this entity when an interrupt is received, and because the API can itself call the APIISR, a race condition exists. The serialization performed at this level could be implemented via interrupt priority levels, for example.

Finally, the chip-level read and write accesses must be serialized as well. The serialization is necessary because a read/write access is split into several accesses to the CPU indirection registers of the chip. To insure that an access is completed correctly, these accesses to the indirection registers must be an atomic operation.

The API is contained in three different code entities, each of which may run at a different software/OS layer. The three sections correspond to the boxes in the figures labeled:

- API
- APIISR
- mt90503\_mask\_interrupt

The API code entity contains the majority of the functions that are called by the user, at a user priority level. These functions are not as fast as the APIISR function, and thus should not be serialized with interrupt execution. Because of this, and because the APIISR often runs at a higher priority level, the APIISR must be separated from the main API code.

The APIISR code entity contains the API's interrupt handling function. The function in this code entity is called by the OS's ISR upon receiving an interrupt from the hardware. It can also be called from the API code entity to access resources that the API and the ISR share. Thus, serialization between the OS's ISR's calls and the API's calls to this entity must be implemented by the user.

The API's ISR does not have to run at the same priority level as the OS's ISR. To do this, the interrupt signal line must be masked out in the MT90503 to be able to execute at a lower priority level (temporarily disabling the interrupt). The smallest code entity, mt90503\_mask\_interrupt, performs this task. It does so with only two accesses to the chip: one read and one write. The read is performed to query the state of the chip's interrupt register. This is necessary for systems that have multiple devices sharing an interrupt line. If the chip has flagged an interrupt, a write is performed to the chip to disable the interrupt pin. It executes very quickly, thus allowing other high-priority interrupts to be serviced immediately. Because this function has no access to the instance structures of the chip, it need not be serialized with any other part of code. This function masks out all interrupts for a period of 16ms. If the API's ISR has not completed within 16 ms of masking out the interrupts, another interrupt will be generated. If no interrupt is present, the function will return a status code that allows the user to avoid an unnecessary call to the APIISR.

Because the API and APIISR entities may lie in different OS priority levels, and because some OSs protect and separate kernel space memory from user space memory, the two code entities do not access the same memory. Each code entity needs a pointer to its own distinct block of memory. The API entity needs a pointer to a block of user space memory, and the APIISR entity needs a block of kernel space memory. Each portion can only access its own memory block.

As stated earlier, the API and APIISR entities share some information. Some API functions need to return information that is gathered by the APIISR and stored in its instance structure. Because the API does not have direct access to the APIISR's instance structure, the API is given access to the APIISR's information through a user supplied function, mt90503\_access\_apiisr. The function serves as a "messaging pipe" between the two entities. See the function description **mt90503\_access\_apiisr**.

As stated earlier, the API is structured to support multiple chips. Each chip instance requires its own pair of pointers to user allocated memory: the API instance structure and the APIISR instance structure. These pointers can be stored in an array, and indexed by chip number. When the OS enforces independent memory spaces two arrays must be kept: one in the user application's memory space for the API instance structures, and the other in the ISR's

memory space for the APIISR structures. The two arrays are depicted in the figures above as "Instance State 3" and "Instance State 2", respectively.

The size of these memory blocks is determined by the API function mt90503\_open\_instance\_size, described later in this document. The function is called for each chip, before initially configuring it. The function takes a chip configuration structure as a parameter and uses it to return the memory size required for the API and APIISR instance structures. See the function description **mt90503\_open\_instance\_size**.

The read and write routines supplied by the user are used by the API functions to access all chips which the API code is servicing. The chip and its associated instance structure are configured via a call to the function mt90503\_open. The function receives a chip configuration structure as a parameter. In this structure is the user\_chip\_number parameter that is intended to be the index of the chip being opened. Because every API and APIISR function receives a pointer to an instance structure as the first parameter, the chip number is available to all API functions. The only use of the user\_chip\_number by the API is to provide it as a parameter to the read/write functions. By associating a chip number to a particular chip, the correct device can be accessed in the user provided read/write routines. For example, chip number could be associated to a base address in the system. The user can then offset the provided address of a read/write routine and perform an access to the correct device. As illustrated in the two figures above, this information is easily stored as an array of chip specific information (e.g. base addresses) and can be indexed by the chip number. Note that the same chip number can be used to access system arrays kept by the user in different memory regions (e.g. user vs. kernal):

- API instance structure pointer array (Instance State 3),
- APIISR instance structure pointer array (Instance State 2),
- Read/Write function chip info (Instance State 1).

The two figures above indicate that two or three versions of the same read and write functions must be supplied. These functions differ only in the layer of their entry point. The functions in the group mt90503\_driver\_read\_api or write\_api are accessible only from the user application space, the group mt90503\_driver\_read\_apiisr or write\_apiisr from the DPC priority level in kernel space, and the group mt90503\_driver\_read\_osisr or write\_osisr from the interrupt priority level in the kernel space. In the case where deferred procedure calls are not used, the third group is not needed.

The mt90503\_interrupt\_service\_routine, located in the APIISR code entity, returns a vector of the interrupts that were serviced; it is the responsibility of the User Alarm Monitoring function to call any required user functions to continue the servicing in the user application. For example, if the user wanted to service data cells (AAL0) as soon as they are received, the rx\_data\_fifo\_stale\_time parameter would be set to the minimum desired delay value (e.g. 1ms) and the alarm\_data\_cell\_fifo\_int\_conf parameter would be set to MT90503\_INT\_NO\_TIMEOUT. (The two parameters are part of the chip configuration structure MT90503\_CONF.) When a data cell arrives, the chip would assert an interrupt at most 1ms later. In response to the interrupt the OS ISR calls the API ISR, which services the interrupt and returns the vector indicating a data cell interrupt. The User Alarm Monitoring function then calls the user routine (in the user space) for data cells, which calls the API routine mt90503\_receive\_data\_cell to obtain the cell.

The next figure depicts the system architecture used to perform the debugging of the API. The architecture is implemented on a Windows NT platform. Note that the API's ISR is located in the user space to facilitate debugging. Also important is the presence of a separate thread. This thread is dedicated to handling interrupts only. It waits for a flag from the OS's ISR indicating that an interrupt has been generated. Upon receiving the flag, the interrupt thread calls the API's ISR. The thread then performs appropriate actions based on the value of the event vector returned by the API's ISR.




Figure 3 - NT System Architecture

The APIISR must be called at least every 20 seconds. If it is not, counters within the chip will not be updated in the API correctly, causing the API to fall out of synchronization with the chip, which can lead to system to failure. In a

system where the interrupt line of the chip is routed to a CPU, APIISR code insures that the APIISR will be called at least at the required frequency. In the case where the interrupt line is not physically routed, a keep-alive timer is needed by the system, as illustrated in the system architecture figures above. The timer insures the APIISR is called at least every 20 seconds. Although calling the APIISR every 20 seconds is enough to keep the chip running correctly, VC and chip statistics counters also have to be kept up to date via calls to the mt90503\_poll\_vc\_stats and the mt90503\_poll\_chip\_stats functions. If such calls are not done frequently enough, incorrect statistics may be present in the API structures.

#### 2.0 **API Function Descriptions**

Each function's use as well as its parameters is described here in detail. The typical usage of the above functions is as follows:

- A parameter structure is allocated.
- The appropriate open default configuration function is called. These functions are identified by the "\_\_def" suffix at the end of the function name.
- The user changes the default configuration structure to suit his needs.
- The actual function is called.

{

An example of this sequence is the initialization of the chip. Note that in the following example the system architecture is assumed to have all code (API and APIISR) in the same memory space:

```
#include "mt90503_api.h"
void main( )
            MT90503 INSTANCE API*
                                                pmt90503 api;
                                                pmt90503_apiisr;
            MT90503_INSTANCE_APIISR*
            MT90503_CONF
                                                mt90503_conf;
            MT90503_INSTANCE_SIZE
                                                mt90503 inst size;
            ULONG
                                                result;
            // Inserting default values into structure configuration parameters.
            mt90503 open def(&mt90503 conf);
            // Change default parameters as needed (e.g. changing the clock
            frequencies).
            mt90503_conf.upclk_freg = 30000000;
            mt90503_conf.mclk_freg = 70000000;
            // Inserting default values into MT90503_INSTANCE_SIZE structure
            parameters.
            mt90503_open_instance_size_def(&mt90503_conf, &mt90503_inst_size);
            // Get the size of the MT90503_INSTANCE structures.
            result = mt90503 open instance size(&mt90503 conf,(&mt90503 inst size
            );
            if (result!= MT90503ER GENERIC OK)
            {
                        // Error handling.
```

```
}
// Allocate memory for the mt90503_instance structure
pmt90503_api = MT90503_INSTANCE_API*)malloc(
                        mt90503 inst size.instance api size);
if (pmt90503_api == NULL)
{
            // Error handling.
}
pmt90503 apiisr = (MT90503 INSTANCE APIISR*)malloc(
                        mt90503_inst_size.instance_apiisr_size);
if (pmt90503_apiisr == NULL)
{
            // Error handling.
}
// Perform the actual configuration of the chip.
result = mt90503_open(pmt90503_api, &mt90503_conf);
if (result!= MT90503ER_GENERIC_OK)
ł
// Error handling.
}
```

Every function has a pointer to the chip's API instance structure as the first parameter. This instance structure is created by the user before the call to **mt90503\_open** and is unique to each chip being managed by the software. The structure keeps the state of an instance of a chip and is required to perform any operations on the chip. The APIISR instance structure is kept by the system, and passed as a parameter to the APIISR code entity when the interrupt service routine is to be called (by the user or the API entity).

## 2.1 Initialization Functions

}

## 2.1.1 mt90503\_open; mt90503\_open\_sw & mt90503\_open\_hw

Using the provided configuration structure MT90503\_CONF, mt90503\_open performs all the necessary operations to configure the chip and initialize the instance structure. Note that the functions **mt90503\_open\_def** and **mt90503\_open\_instance\_size** are typically called, in their respective order, before this function.

The mt90503\_open\_def function inserts default values into the MT90503\_CONF structure. The default value of a structure field is indicated following the field's description.

The **mt90503\_open** function initializes both the API and APIISR instance structures used to monitor the status of the chip's resources, and performs all accesses to the chip necessary to initialize the device according to the provided configuration. This function can be split into two separate steps, the initialization of the instance structures (software) and the initialization of the device based on the instance structure (hardware), by calling the **mt90503\_open\_sw** function followed by the **mt90503\_open\_hw** function. The **mt90503\_open\_sw** function initializes the API and APIISR instance structures. The **mt90503\_open\_hw** function initializes the chip according to the contents of the instance structures, and thus must be called after **mt90503\_open\_sw**.

Independent of which method is used to open the chip (mt90503\_open, or mt90503\_open\_sw followed by mt90503\_open\_hw), the **mt90503\_open\_def** is always used to initialize the **MT90503\_CONF** structure.

Usage

#include "mt90503\_api.h"

ULONG mt90503\_open\_hw( MT90503\_INSTANCE\_API\* pmt90503\_api );

#### **Return Values**

MT90503ER GENERIC OK

Indicates success

Also see Section "4.0 Return Codes" for non-successful codes.

#### Parameters

- **pmt90503\_api** a pointer to the chip's API instance structure. This structure will be filled in by this function call. It contains information of the current state and configuration of the chip. After initialization by mt90503\_open this structure is supplied to all subsequent function calls. The structure must be created and kept by the application software until mt90503\_ close is called.
- **pmt90503\_conf** a pointer to an initial configuration structure MT90503\_CONF. The definition of the structure is provided in **Section "5.0 Configuration Structures"**, as are the default values inserted by mt90503\_open\_def.

#### 2.1.2 mt90503\_open\_instance\_size

Using the provided configuration structure MT90503\_CONF, **mt90503\_open\_instance\_size** calculates the amount of memory required for the MT90503\_INSTANCE\_API and MT90503\_INSTANCE\_APIISR structures of the chip. An MT90503\_INSTANCE\_API structure and an MT90503\_INSTANCE\_APIISR structure must be allocated and pointers created by the user before calling the **mt90503\_open** function; both pointers must point to blocks of contiguous memory whose sizes are determined by this function.

The mt90503\_open\_instance\_size\_def function inserts default values into the MT90503\_ INSTANCE\_SIZE structure. The default value of a structure field is indicated following the field's description.

#### Usage

#include "mt90503\_api.h"

ULONG mt90503\_open\_instance\_size\_def(MT90503\_INSTANCE\_SIZE\* pinstance\_size );

#### **Return Values**

MT90503ER GENERIC OK

Indicates success

Also see Section "4.0 Return Codes" for non-successful codes.

#### **Parameters**

pconf	a pointer to an initial configuration structure MT90503_CONF. The definition of the structure is provided in <b>Section "5.0 Configuration Structures"</b> . See <b>2.1.2 mt90503_open_instance_size</b> for a default configuration of the chip. The user allocates this structure.
pinstance_size	pointer to an MT90503_INSTANCE_SIZE structure. The definitions of the structure's elements are listed below. The user allocates this structure.

## 2.1.2.1 Structure MT90503\_INSTANCE\_SIZE

instance\_api\_size ?? - ?? This value is returned by the function and indicates the size, in bytes, of the MT90503\_INSTANCE\_API memory block that must be allocated to support the supplied configuration.

Direction:	Out	Type: ULONG
Default:		NOT MODIFIED
ize		?? – ??

instance\_apiisr\_size

This value is returned by the function and indicates the size, in bytes, of the MT90503\_INSTANCE\_APIISR memory block that must be allocated to support the supplied configuration.

Direction:	Out	Type: ULONG
Default:		NOT MODIFIED

## 2.1.3 mt90503\_close

This function closes any VCs or channels that may still be open and then puts the chip in reset.

The mt90503\_close\_def function inserts default values into the MT90503\_CLOSE\_CHIP structure. The default value of a structure field is indicated following the field's description.

#### Usage

MT90503 CLOSE CHIP\* pclose chip );

#### **Return Values**

MT90503ER GENERIC OK Indicate success.

Also see Section "4.0 Return Codes" for non-successful codes.

**Parameters** 

pmt90503\_api pointer to the instance structure of the chip.

**pclose\_chip** pointer to an MT90503\_CLOSE\_CHIP structure. The definitions of the structure's elements are listed below. The user allocates this structure.

## 2.1.3.1 Structure MT90503\_CLOSE\_CHIP

Currently there are no parameters for this structure.

## 2.1.4 mt90503\_get\_hw\_revision

This routine returns the hardware revision number of the MT90503. The revision number is contained in a register of the device. This function may be called before the device is open and only requires upclk to be present on the device.

The mt90503\_get\_hw\_revision\_def function inserts default values into the MT90503\_REVISION structure. The default value of a structure field is indicated following the field's description.

## Usage

#include "mt90503\_api.h"

ULONG mt90503\_get\_hw\_revision\_def(MT90503\_REVISION\* prevision );

ULONG mt90503\_get\_hw\_revision(MT90503\_REVISION\* prevision );

#### **Return Values**

MT90503ER\_GENERIC\_OK Indicates success

Also see Section "4.0 Return Codes" for non-successful codes.

#### Parameters

**prevision** pointer to an MT90503\_REVISION structure. The definitions of the structure's elements are listed below. The user allocates this structure.

## 2.1.4.1 Structure MT90503\_REVISION

## user\_chip\_number

identifier

This number is carried down to the user-supplied read/write routines to distinguish which chip the API is servicing. This can be used as an array index of the chip to be serviced to retrieve the correct instance pointer. If only one chip is being serviced by the API, then this parameter can be ignored. See **Section "1.5 System Architecture"**.

Direction:	IN	Type: ULONG
Default:		UNDEFINED
		0 - 22

#### revision\_number

This value is returned by the function and indicates the revision of the device.

Direction:	Out	Type: ULONG
Default:		UNDEFINED

## 2.2 ATM Functions:

## 2.2.1 mt90503\_open\_cbr\_vc

This function opens a constant bit rate VC from the TDM bus to UTOPIA bus, and vice-versa. On the TX side, data is taken from the VC's channels on the TDM bus, assembled by the TXSAR into ATM cells, and sent on the UTOPIA bus. On the RX side, ATM cells are received on UTOPIA, disassembled by the RXSAR, and sent out onto the VC's channels on the TDM bus.

If the call to this function is successful, cells are sent by the TXSAR and received by the RXSAR immediately following the call. However, no active channels are associated with the VC. Thus, cells assembled by the TXSAR will contain null bytes until active channels are allocated to the VC. Channels are allocated to a VC via the function **mt90503\_open\_channel\_in\_vc**.

When the UTOPIA module receives cells for this VC, they will be routed according to the **rx\_normal\_cell\_routing** and **rx\_oam\_cell\_routing** fields. This routing must not conflict with other VCs that are received on a common

UTOPIA port. Two VCs conflict when, after the application of the **u\_txp\_network\_mask** (where *p* is the port), they have the same header on the same UTOPIA port. Each UTOPIA port is given a **u\_txp\_network\_mask** during the call to **mt90503\_open**.

The VC can also be used to source the chip's clock recovery FIFOs A and B. Only one CBR VC can be used to source each FIFO. See **Section "2.10 Clock Recovery Functions"**.

This function returns a handle by which the API identifies this VC.

The mt90503\_open\_cbr\_vc\_def function inserts default values into the CBR VC configuration structure, MT90503\_CBR\_VC. The default value of a structure field is indicated following the field's description.

#### Usage

#### **Return Values**

MT90503ER\_GENERIC\_OK

Indicates success

Also see Section "4.0 Return Codes" for non-successful codes.

#### **Parameters**

pmt90503\_api pointer to an API instance structure of the chip

pmt90503\_cbr\_vc pointer to an MT90503\_CBR\_VC structure. The definitions of the structure's elements are listed below. The user allocates this structure.

32 bit field

Type: ULONG

## 2.2.1.1 Structure MT90503\_CBR\_VC

#### pvc\_hndl

pointer to a single ULONG which returns the handle for the created VC. This handle is a unique value that identifies the VC in all future function calls affecting this VC. The handle's ULONG must be allocated by the user prior to calling this function.

Direction:	IN/OUT	Type: POINTER
------------	--------	---------------

Default: NULL

header

header of the VC. Header fields are in the following order (starting from bit 31): GFC, VPI, VCI, PT, CLP.

MT90503 NULL HEADER

Direction: IN

Default:

rx\_tx\_utopia\_port

MT90503\_PORTA MT90503\_PORTB MT90503\_PORTC

Sets the UTOPIA TX port to which the VC's cells are destined once they exit the TXSAR, and from which UTOPIA RX port cells enter the chip. The VC can only be associated to one port. This field works in conjunction with **loopback**.

Direction:	IN	Type: ULONG
Default:		MT90503 INVALID UTOPIA PORT

MT90503\_INVALID\_UTOPIA\_PORT

wheel\_number  $\{0 - 14, 0xFFFFFFF\}$ 

> The wheel to use to map the events of this VC. A value of 0xFFFFFFF will allow the API to use any wheel that meets the event requirements. See Section "5.1.6 TXSAR Scheduler Parameters".

Direction:	IN	Type: ULONG
------------	----	-------------

Default: **0xFFFFFFF** 

see below for values.

vc\_payload\_type

The type and size of the VC's payload. The choices are:

#### MT90503\_VC\_TYPE\_FULLY\_FILLED\_AAL0

Fully filled AAL0 cell. There are 48 payload bytes per cell.

#### MT90503\_VC\_TYPE\_PARTIALLY\_FILLED\_AAL0

Partially filled AAL0 cell. The range of partial fills is 4 to 47 and must be specified in vc\_payload\_size. A value of 48 will be considered a fully filled cell.

#### MT90503\_VC\_TYPE\_FULLY\_FILLED\_AAL5

Fully filled AAL5 cell. There are 40 payload bytes per cell.

#### MT90503 VC TYPE PARTIALLY FILLED AAL5

Partially filled AAL5 cell. The range of partial fills is {8, 16, 24, 32} and must be specified in vc\_payload\_size. A value of 40 will be considered a fully filled cell.

## MT90503\_VC\_TYPE\_FULLY\_FILLED\_UNSTRUCTURED\_AAL1

Fully filled AAL1 unstructured cell. There are 47 payload bytes per cell. An unstructured AAL1 VC is one with no P-Byte in any of its cells; payload bytes are aligned on byte boundaries.

#### MT90503 VC TYPE PARTIALLY FILLED UNSTRUCTURED AAL1

Partially filled AAL1 unstructured cell. The range of partial fills is 4 to 46 and must be specified in vc payload size. A value of 47 is interpreted as a fully filled cell.

#### MT90503 VC TYPE FULLY FILLED STRUCTURED AAL1

Fully filled AAL1 structured cell. There are 375 payload bytes per 8 cells. A structured AAL1 VC is one that contains a P-Byte in one cell for every cycle of eight cells.

#### MT90503\_VC\_TYPE\_PARTIALLY\_FILLED\_STRUCTURED\_AAL1

Partially filled AAL1 structured cell. The range of partial fills is 4 to 46 and must be specified in vc\_payload\_size. A value of 47 is interpreted as a fully filled cell. A structured AAL1 VC is one that contains a P-Byte in one cell for every cycle of eight cells.

Direction: IN Type: ULONG

Default: MT90503 VC TYPE FULLY FILLED STRUCTURED AAL1

## vc\_payload\_size

(see vc payload type) A size must be specified for vc payload type's of:

#### MT90503 VC TYPE PARTIALLY FILLED AAL0 MT90503\_VC\_TYPE\_PARTIALLY\_FILLED\_UNSTRUCTURED\_AAL1 MT90503\_VC\_TYPE\_PARTIALLY\_FILLED\_STRUCTURED\_AAL1

For all other vc\_payload\_type's this parameter is unused.

0

Direction: IN Type: ULONG

Default:

vc\_support\_of\_cas

see below for values.

Determines whether multi-framing and CAS is used, and if so on which links. There are six possible modes for CAS support. Note that to support multi-framing and CAS values on a VC, the **vc\_payload\_type** field must be set to MT90503\_VC\_TYPE\_FULLY\_FILLED\_STRUCTURED\_AAL1. The **vc\_cas\_type** field specifies the type of multi-framing and CAS supported.

## MT90503\_NO\_MF\_CAS

No CAS values are carried either in the TDM channels of the VC or in the ATM cells.





Figure 4 - MT90503\_NO\_MF\_CAS

## MT90503\_STRICT\_MF\_CAS\_TDM\_ATM

CAS values are carried both on the TDM bus and UTOPIA bus. On the TX side of the VC, CAS values are received from the TDM bus and inserted into ATM cells assembled by the TXSAR. On the RX side of the VC, CAS values are taken from ATM cells disassembled by the RXSAR and sent onto the TDM bus. The multi-frame integrity is respected.




#### Figure 5 - MT90503\_STRICT\_MF\_CAS\_TDM\_ATM, MT90503\_NOT\_STRICT\_MF\_CAS\_TDM\_ATM

## MT90503\_NOT\_STRICT\_MF\_CAS\_TDM\_ATM

CAS values are carried both on the TDM bus and UTOPIA bus. On the TX side of the VC, CAS values are received from the TDM bus and inserted into ATM cells assembled by the TXSAR. On the RX side of the VC, CAS values are taken from ATM cells disassembled by the RXSAR and sent onto the TDM bus. The multi-frame integrity is not respected. The transmission and reception SAR delay is smaller in this mode than in the strict mode.

## MT90503\_MF\_CAS\_TDM\_CPU

The exchange of CAS values is between the TDM bus and the CPU. Therefore there are no CAS values transmitted or received in the ATM cells of the VC. On the TX side of the VC, CAS values are received from the TDM bus. Changes in the CAS values are reported to the CPU. On the RX side the CPU inserts CAS values onto the TDM bus. The CAS value inserted on a channel is specified when the channel is opened (see mt90503\_open\_channel\_in\_vc). The CAS value inserted by the CPU can be changed once the channel is open, via a call to mt90503\_change\_rx\_cpu\_cas.





## MT90503\_MF\_CAS\_ATM\_CPU

The exchange of CAS values is between the ATM cells of the VC and the CPU. Therefore there are no CAS values transmitted or received on the TDM bus. On the RX side of the VC, CAS values are received from the ATM cells and disassembled by the RXSAR. Changes in the CAS values are reported to the CPU. On the TX side the CPU inserts CAS values into the ATM cells assembled by the TXSAR. The CAS values inserted by the CPU are specified when each channel in the VC is opened (see mt90503\_open\_channel\_in\_vc). Each channel contributes one CAS value. This CAS value can be changed once the channel is open via a call to mt90503\_change\_tx\_cpu\_cas.





Figure 7 - MT90503\_MF\_CAS\_ATM\_CPU

## MT90503\_MF\_CAS\_TDM\_ATM\_CPU

The exchange of CAS values is between the TDM bus, the CPU, and the ATM cells of the VC. On the RX side of the VC, CAS values are received from the ATM cells disassembled by the RXSAR. Changes in the CAS values are reported to the CPU. The CPU inserts CAS values on the TDM bus. These CAS values are specified per channel when the channels are opened (see **mt90503\_open\_channel\_in\_vc**). On the TX side, CAS values are received from the TDM bus. CAS changes are reported to the CPU. The CPU inserts CAS values into the ATM cells assembled by the TXSAR. The CAS values inserted are specified per channel when the channels are opened (see **mt90503\_open\_channel\_in\_vc**). Each channel contributes one CAS value. The CAS values inserted by the CPU in the TX direction can be changed per channel once the channel is open, via a call to **mt90503\_change\_tx\_cpu\_cas**. The CAS values inserted by the CPU in the RX direction can be changed per channel once the channel is open, via a call to **mt90503\_change\_rx\_cpu\_cas**.



#### Figure 8 - MT90503\_MF\_CAS\_TDM\_ATM\_CPU

Direction:	IN	Type: ULONG
Default:		MT90503_NO_MF_CAS
		MT90503_E1_MF_CAS MT90503_T1_MF_CAS

vc\_cas\_type

Sets the type of multi-framing used if multi-framing is supported on this VC. E1 multi-framing is 16 frames long. T1 multi-framing is 24 frames long.

Direction:	IN	Type: ULONG
Default:		MT90503_E1_MF_CAS

## number\_of\_channels

1 – 2048 (see below for guidelines)

The trunk size of the VC in 64 kps channels. Once this function returns successfully, the VC is configured with inactive channels. Cells are sent containing null bytes. Received cells are disassembled into the VC's individual channels, but the resulting data is discarded. As channels are added to this VC, via calls to **mt90503\_open\_channel\_in\_vc**, valid data will be sent/received in the cells. The number of channels added to this VC cannot exceed the trunk size. The following table gives guidelines for the relationship between **number\_of\_channels** and **vc\_payload\_type**:

vc_payload_type		
AAL0, AAL5, and AAL1 Unstructured VCs.	Because there is no framing structure within the ATM cells (i.e. no p-byte), the payload size of the VC must be a multiple of the trunk size if voice is to be carried on this VC. If this relationship holds, then a constant mapping exists between the payload bytes of the ATM cells sent and the channels of the VC. Thus the destination of the VC can properly disassemble its cells into the proper channels. If the relationship does not hold, voice cannot be carried on the VC, but the possibility for video/data streams still remains. The range of number_of_channels is 1 to 2048.	
	For example, if the payload size is set to 24 then number_of_channels can be set to 1, 2, 3, 4, 6, 8, 12, or 24. If payload size is not a multiple of the trunk size, the individual channels of the VC cannot be distinguished when the cells are received. Thus voice could not be carried under such conditions. However, video/data streams could be carried over such a VC.	
	Rules of thumb:	
	One channel per VC always works for voice.	
	• For AAL0 fully-filled the following number of channels work for voice: {1, 2, 3, 4, 6, 8, 12, 16, 24, 48}.	
	• For AAL1 unstructured fully-filled the following number of channels work for voice: {1, 47}.	
AAL1 Structured VCs.	Because there is a framing structure in the ATM cells (i.e. the p-byte), the destination of the VC can always synchronize itself so as to properly disassemble the payload of the cells into the proper channels. Both voice and video can be carried on such a VC. Thus the payload size of the cells has no impact on the number of channels that can be added to such a VC. The range is 1 to 2048.	
Multi-framing CAS VCs.	For the same reasons as for AAL1 structured VCs, the payload size has no impact on the number of channels that can be allocated to a multi-framing CAS VC. However, the range for multi-framing CAS VCs is 1 to 128.	
Direction: II	N Type: ULONG	
Default:	1	
nal_cell_routing	0, or the OR of any or all of: MT90503_PORTA MT90503_PORTB	

0

0

#### MT90503 PORTC MT90503\_DATA\_CELL\_FIFO

This field routes the VC's non-OAM cells entering the chip via rx tx utopia port. The values can be ORed together to broadcast the cell. Since this function opens a bi-directional CBR VC. normal cells are automatically routed to the RXSAR. If the field is set to 0, the normal cells on this VC will only go to the RXSAR.

Direction:	IN	Type: ULONG
------------	----	-------------

Default:

rx\_oam\_cell\_routing

0, or the OR of any or all of: MT90503 PORTA MT90503 PORTB MT90503 PORTC MT90503 DATA CELL FIFO

This field routes the VC's OAM cells entering the chip via **rx\_tx\_utopia\_port**. The values can be ORed together to broadcast the cell. If the field is set to 0, the OAM cells on this VC will be discarded.

Direction:	IN	Type: ULONG
Dir ootion.		.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,

Default:

clk\_recov\_source\_a

Whether this VC is used as the source for generating clock recovery points for FIFO A.

TRUE / FALSE

	Direction:	IN	Type: ULONG
	Default:		FALSE
clk_recov_source	_b		TRUE / FALSE
	Whether this V	C is used as the	source for generating clock recovery points for FIFO B.
	Direction:	IN	Type: ULONG
	Default:		FALSE
loopback			TRUE / FALSE
	In the TX dire	ction, the cells	produced by the TXSAR can either exit the chip fro

XSAR can either exit the chip from the determined UTOPIA port (no loopback, FALSE) or can be treated as if they had entered the chip from that same port (loopback, TRUE). See rx\_tx\_utopia\_port above. A typical application is to perform self tests by feeding data on the TDM bus and routing the cells produced by the TXSAR back to the RXSAR, which disassembles the cells, and puts the data on the TDM bus.

Direction:	IN	Type: ULONG
------------	----	-------------

Default: FALSE

0 - ?? (see below for guidelines) maximum\_cdv

> The amount of CDV the VC must absorb in microseconds. A larger value for this field means the buffers used for disassembling the cells will be larger. A value of 1000 us means that +/- 1 ms of delay variation will be absorbed; thus a worst case variation of 2 ms between two cells could potentially be absorbed.

T1 multi-framing CAS VCs with strict multi-framing	rx_circular_buffer_size = ((maximum_cdv / 64) + (47 / number_of_channels) + 72) * 4/3
T1 Mmulti-framing CAS VCs with FASTCAS	rx_circular_buffer_size = ((maximum_cdv / 64) + (47 / number_of_channels) + 48) * 4/3
E1 multi-framing CAS VCs with strict multi-framing	rx_circular_buffer_size = ((maximum_cdv / 64) + (47 / number_of_channels) + 48) * 2
E1 Mmulti-framing CAS VCs with FASTCAS	rx_circular_buffer_size = ((maximum_cdv / 64) + (47 / number_of_channels) + 32) * 2
Non Multi-framing VCs	rx_circular_buffer_size = (maximum_cdv / 64) + (47 / number_of_channels)

Direction:	IN	Type: ULONG
Default:		8000 (8 ms)

## rx\_circular\_buffer\_size

#### {128, 256, 512, 1024, 0xFFFFFFF}

Specifies the size of RX circular buffer that the API must use to absorb CDV (in bytes). When circular buffer playback for underrun padding is **not** being used the recommended value for this field is 0xFFFFFFF, which allows the API to automatically assign a circular buffer size based on the **maximum\_cdv** required. When circular buffer playback for underrun padding method is used this parameter will allow the user to force the circular buffer to a specific size which may be equal to or greater than the size required by **maximum\_cdv**. If the specified size is less than that required by **maximum\_cdv** the return code will be an unsuccessful code. See **rx\_underrun\_pad\_type** and MT90503\_RX\_PAD\_UR\_WITH\_OLD\_DATA.

Direction:	IN	Type: ULONG
Default:		0xFFFFFFFF
cut_vc_detect_time		100-10000

The number of milliseconds during which no cells are received before a VC is declared cut.

Direction:	IN	Type: ULONG
Default:		1000 (1 sec)

## 2.2.2 mt90503\_open\_data\_vc

This function opens a VC from UTOPIA bus to the data cell FIFO or back to the UTOPIA bus. The VC can be opened for many uses, such as terminating the VC in the data cell FIFO, routing the VC to a secondary SAR, or performing a header change on the VC.

When the UTOPIA module receives cells for this VC, they will be routed according to the **rx\_normal\_cell\_routing** and **rx\_oam\_cell\_routing** fields. This routing must not conflict with other VCs that are received on a common UTOPIA port. Two VCs conflict when, after the application of the **u\_txp\_network\_mask** (where *p* is the port), the received cells have the same header on the same UTOPIA port. Each UTOPIA port is given a **u\_txp\_network\_mask** during the call to **mt90503\_open**.

This function returns a handle by which the API identifies this VC.

The mt90503\_open\_data\_vc\_def function inserts default values into the configuration structure of the data VC, MT90503\_DATA\_VC. The default value of a structure field is indicated following the field's description.

#### Usage

#include "mt90503\_api.h"

ULONG mt90503\_open\_data\_vc\_def( MT90503\_INSTANCE\_API\* pmt90503\_api, MT90503\_DATA\_VC\* pdata\_vc );

#### **Return Values**

MT90503ER\_GENERIC\_OK Indicates success

Also see Section "4.0 Return Codes" for non-successful codes.

#### Parameters

- pmt90503\_api pointer to an API instance structure of the chip
- pdata\_vc pointer to an MT90503\_DATA\_VC structure. The definitions of the structure's elements are listed below.

#### 2.2.2.1 Structure MT90503\_DATA\_VC

**pvc\_hndl** pointer to a single ULONG which returns the handle for the created VC. This handle is a unique value that identifies the VC in all future function calls affecting this VC. The handle's ULONG must be allocated by the user prior to calling this function.

NULL

Direction:	IN/OUT	Type: POINTER
------------	--------	---------------

Default:

rx_utop	pia_port
---------	----------

MT90503\_PORTA MT90503\_PORTB MT90503\_PORTC

The UTOPIA port on which cells for this VC will enter the chip.

Direction:	IN	Type: ULONG
Default:		MT90503 INVALID UTOPIA PORT

header

32 bit field header of the VC. Header fields are in the following order (starting from bit 31): GFC, VPI, VCI, PT, CLP.

Direction: IN

Default:

rx\_normal\_cell\_routing

0 or the OR of any or all of: MT90503\_PORTA MT90503\_PORTB MT90503\_PORTC MT90503\_DATA\_CELL\_FIFO

MT90503 NULL HEADER

The routing of non-OAM cells once they have entered the chip via the UTOPIA RX port specified in **rx\_utopia\_port**. Since this is a data VC, the cells cannot be routed to the RXSAR. A value of 0 will cause non-OAM cells to be discarded.

Direction:

IN

Type: ULONG

Type: ULONG

	Default:		0
rx_oam_cell_rout	ting		0, or the OR of any or all of: MT90503_PORTA MT90503_PORTB MT90503_PORTC MT90503_DATA_CELL_FIFO
	•		they have entered the chip via the UTOPIA RX port specified in will cause OAM cells to be discarded.
	Direction:	IN	Type: ULONG
	Default:		0
replace_gfc			TRUE / FALSE
	entry. The ne translation is	ew value of the	the cell's header are to be changed, or not, by the VC's LUT GFC bits is determined by the value of <b>new_gfc</b> . Header cells on this VC are routed to the RX data cell FIFO. This his case.
	Direction:	IN	Type: ULONG
	Default:		FALSE
replace_vpi			TRUE / FALSE
	The new value	e of the VPI bits i	e cell's header are to be changed, or not, by the VC's LUT entry. is determined by the value of <b>new_vpi</b> . Header translation is not routed to the RX data cell FIFO. This parameter must be FALSE
	Direction:	IN	Type: ULONG
	Default:		FALSE
replace_vci			TRUE / FALSE
	Whether the VCI bits of the cell's header are to be changed, or not, by the VC's LUT entry. The new value of the VCI bits is determined by the value of <b>new_vci</b> . Header translation is not possible if cells on this VC are routed to the RX data cell FIFO. This parameter must be FALSE is this case.		
	Direction:	IN	Type: ULONG
	Default:		FALSE
new_gfc			4-bit field
			ell's header if GFC replacement is requested ( <b>replace_gfc =</b> eplaced by the LUT entry corresponding to the VC, as the VC is
	Direction:	IN	Type: ULONG
	Default:		0x0
new_vpi			8-bit field
			header if VPI replacement is requested ( <b>replace_vpi</b> = TRUE). by the LUT entry corresponding to the VC, as the VC is routed.

	Direction:	IN	Type: ULONG
	Default:		0x00
new_vci			16 bit field
			eader if VCI replacement is requested ( <b>replace_vci</b> = TRUE). / the LUT entry corresponding to the VC, as the VC is routed.
	Direction:	IN	Type: ULONG

Default: 0x0000

## 2.2.3 mt90503\_close\_vc

This function closes the VC indicated by the handle **pvc\_hndl**, regardless of the payload type of the VC (AAL2 or data). All resources that were reserved by the call to **mt90503\_open\_aal**x\_vc are released. If the VC is an AAL1 VC, all channels allocated to the VC will also be closed by this function.

The mt90503\_close\_vc\_def function inserts default values into the MT90503\_CLOSE\_VC structure. The default value of a structure field is indicated following the field's description.

#### Usage

#include "mt90503\_api.h"

```
ULONG mt90503_close_vc( MT90503_INSTANCE_API* pmt90503_api,
MT90503_CLOSE_VC* pclose_vc );
```

## **Return Values**

MT90503ER\_GENERIC\_OK Indicates success.

Also see Section "4.0 Return Codes" for non-successful codes.

## Parameters

- pmt90503\_api a pointer to an API instance structure of the chip.
- pclose\_vc pointer to an MT90503\_CLOSE\_VC structure. The definitions of the structure's elements are listed below.

## 2.2.3.1 Structure MT90503\_CLOSE\_VC

**pvc\_hndl** a pointer to a single ULONG, containing the handle of the VC created by a call to mt90503\_open\_xxxx\_vc. The value of the handle will be modified to a unique value for closed handles as a code check.

Direction: IN/IO Type: POINTER

Default: NULL

## 2.3 TDM Functions

## 2.3.1 mt90503\_open\_channel\_in\_vc

Adds a full-duplex 64 kps channel to an open CBR VC.

This function activates the inactive channel **channel\_number** in the specified CBR VC. The specified TX TSST of the channel on the TDM bus will be routed by the TXSAR in the CBR VC's channel **channel\_number**. The RXSAR will route this same channel to the specified RX TSST on the TDM bus.

The chip drives the RX TSST when this function is called.

The function reserves the memory needed for the channel's circular buffer in the data memory.

The directions TX and RX of the TSSTs are with respect to the UTOPIA ports. Thus, a TX TSST enters the chip on the TDM bus.

The TX and RX TSSTs are reserved for the channel. In the case where the specified VC is a multi-frame and CAS VC the two TSSTs must be on even numbered streams. Furthermore, the TSST that is on the following stream from the TX TSST is also reserved, and the same rule applies to the RX TSST. For example, if the specified VC is a multi-framing CAS VC and the requested TSSTs are:

tx\_timeslot = 2; tx\_stream = 0; rx\_timeslot = 7; rx\_stream = 4;

then the following TSSTs will also be reserved:

tx\_timeslot = 2; tx\_stream = 1; rx\_timeslot = 7; rx\_stream = 5;

A TSST can only be used by one channel, whether it is a CBR VC channel or a low-latency-loopback channel.

When multi-framing is not specified the following structure parameters are not interpreted:

rx\_underrun\_cas\_pad\_type rx\_underrun\_cas\_pad\_value tx\_initial\_cpu\_cas\_value rx\_initial\_cpu\_cas\_value ignore\_cas\_enable\_bit

This function returns a handle by which the API identifies this channel.

The mt90503\_open\_channel\_in\_vc\_def function inserts default values into the channel configuration structure MT90503\_CBR\_CH. The default value of a structure field is provided following that field's description.

## Usage

#include "mt90503\_api.h"

ULONG mt90503\_open\_channel\_in\_vc\_def( MT90503\_INSTANCE\_API\* pmt90503\_api, MT90503\_CBR\_CH\* pcbr\_ch );

ULONG mt90503\_open\_channel\_in\_vc( MT90503\_INSTANCE\_API\* pmt90503\_api, MT90503\_CBR\_CH\* pcbr\_ch);

#### **Return Values**

MT90503ER\_GENERIC\_OK Indicates success

Also see Section "4.0 Return Codes" for non-successful codes.

#### Parameters

- pmt90503\_api pointer to an API instance structure of the chip
- **pcbr\_ch** pointer to an MT90503\_CBR\_CH structure. The definitions of the structure's elements are listed below.

## 2.3.1.1 Structure MT90503\_CBR\_CH

pch_hndl	pointer to a single ULONG which returns the handle for the created channel. This handle is a unique value that identifies the channel in all future function calls affecting this channel. The user allocates the ULONG for the handle prior to a call to this function.		
	Direction:	IN/OUT	Type: POINTER
	Default:		NULL
vc_hndl		ch was created Ts will be added	by the call to mt90503_open_cbr_vc for the VC to which the .
	Direction:	IN	Type: ULONG
	Default:		MT90503_INVALID_HANDLE
tx_timeslot	0 – 127 for stream frequency of 8 MHz 0 – 63 for stream frequency of 4 MHz 0 – 31 for stream frequency of 2 MHz		4 MHz
	The timeslot of the TX TSST. Note that the directions TX and RX are with respect to the UTOPIA ports. Thus, a TX TSST enters the chip, and RX TSST exits the chip.		
	Direction:	IN	Type: ULONG
	Default:		MT90503_INVALID_TIMESLOT
tx_stream			0 – 31
	The stream of t	he TX TSST.	
	Direction:	IN	Type: ULONG
	Default:		MT90503_INVALID_STREAM
rx_timeslot			see tx_timeslot
	Direction:	IN	Type: ULONG

	Default:		MT90503_INVALID_TIMESLOT
rx_stream			see tx_stream
	Direction:	IN	Type: ULONG
	Default:		MT90503_INVALID_STREAM
channel_number			0 – (number_of_channels – 1)
	The zero base	d index of the ch	$\alpha$ annel to open in the VC. The range is from 0 to the

The zero-based index of the channel to open in the VC. The range is from 0 to the maximum number of channels the VC can support minus 1.

Direction:	IN	Type: ULONG
Default:		MT90503 INVALID

MT90503\_INVALID\_CHANNEL\_NUM

#### rx underrun pad type

see below for values. If an underrun occurs this is the data byte that will be sent on the TDM bus.

#### MT90503\_RX\_PAD\_UR\_WITH\_OLD\_DATA

The data that was written to the buffer X frames prior to this frame remains untouched. If there is no multi-framing and CAS supported by the VC then the value of X is 128, 256, 512, or 1024, depending on the size of the circular buffers (which depends on the CDV supported by the VC). If multi-framing and CAS is supported then X has the value 4, 8, 16, or 32 multi-frames, depending on the size of the circular buffers.

#### MT90503\_RX\_PAD\_UR\_NULL\_BYTE

The null byte field programmed via the call to mt90503 open.

#### MT90503\_RX\_PAD\_UR\_SILENCE\_PATTERN\_A

A byte of the silence pattern A is written. This cannot be selected if the silent tone length field of the MT90503 CONF structure was set to 0 when mt90503\_open was called.

#### MT90503\_RX\_PAD\_UR\_SILENCE\_PATTERN\_B

A byte of the silence pattern B is written. This cannot be selected if the silent\_tone\_length field of the MT90503\_CONF structure was set to 0 when mt90503\_open was called.

Direction: IN Type: ULONG

Default: MT90503\_RX\_PAD\_UR\_NULL\_BYTE

rx\_underrun\_cas\_pad\_type

see below for values.

The type of CAS padding that will be sent on the TDM bus if a CAS underrun occurs.

#### MT90503\_PAD\_UR\_CAS\_VALUE

Use the pad value in rx\_underrun\_cas\_pad\_value.

#### MT90503\_PAD\_UR\_CAS\_WITH\_OLD\_CAS

The CAS value that is present in the circular buffer is the one sent. This CAS value was written 4, 8, 16, or 32 multi-frames prior to the underrun. The number of multi-frames depends on the size of the circular buffers (which depends on the amount of CDV absorbed by the VC).

Direction. In Type. OLONG	Direction:	IN	Type: ULONG
---------------------------	------------	----	-------------

Default: MT90503 PAD UR CAS VALUE

rx\_underrun\_cas\_pad\_value

4 bit field

The CAS value that will be sent on the TDM bus if a CAS underrun occurs and MT90503 PAD UR CAS VALUE is selected for rx\_underrun\_cas\_pad\_type.

	Direction:	IN	Type: ULONG
	Default:		0xF
rx_initial_cpu_cas	The CAS value		4 bit field on the H100 bus by the CPU if the VC's <b>vc_support_of_cas</b> e can be changed via a call to <b>mt90503_change_rx_cpu_cas</b> .
	Direction:	IN	Type: ULONG
	Default:		0xF
tx_initial_cpu_cas	The CAS value VC's <b>vc_supp</b>		4 bit field I, by the CPU, into ATM cells assembled by the TXSAR if the ameter requires it. This value can be changed via a call to s.
	Direction:	IN	Type: ULONG
	Default:		0xF
ignore_cas_enabl	If TRUE the CA		TRUE / FALSE the TDM bus is ignored. The CAS value is latched once every e <b>vc_cas_type</b> field of the VC.
	Direction:	IN	Type: ULONG
	Default:		FALSE

## 2.3.2 mt90503\_open\_channel\_in\_loopback

This function opens a channel in low-latency-loopback from TDM bus to TDM bus. Low-latency-loopback implies that the data coming in on the TX TSST of the channel will be placed on the RX TSST of the channel with 2 frames of delay.

A handle to this channel is returned. This handle is necessary to reference the newly created channel in the future.

The directions TX and RX of the TSSTs are with respect to the UTOPIA ports. Thus, a TX TSST enters the chip, via the TDM bus.

A TSST can only be used once, whether it is in an XXPCM channel, an HDLC stream, or a low-latency-loopback channel.

This function returns a handle by which the API identifies this channel.

The mt90503\_open\_channel\_in\_loopback\_def function inserts default values into the channel configuration structure MT90503\_LLL\_CH. The default value of a structure field is provided following that field's description.

#### Usage

the

## **Return Values**

MT90503ER\_GENERIC\_OK Indicates success

Also see Section "4.0 Return Codes" for non-successful codes.

Parameters

- pmt90503\_api pointer to an API instance structure of the chip
- **plll\_ch** pointer to an MT90503\_LLL\_CH structure. The definitions of the structure's elements are listed below.

## 2.3.2.1 Structure MT90503\_LLL\_CH

**pch\_hndl** pointer to a single ULONG which returns the handle for the created low-latency-loopback channel. This handle is a unique value that identifies the channel in all future function calls affecting this channel. The user allocates the ULONG for the handle.

	Direction:	IN/OUT	Type: POINTER
	Default:		NULL
tx_timeslot			0 – 127 for stream frequency of 8 MHz 0 – 63 for stream frequency of 4 MHz 0 – 31 for stream frequency of 2 MHz
	The timeslot of the TX TSST. Note that the directions TX and RX are with respect to t UTOPIA ports. Thus, a TX TSST enters the chip, and RX TSST exits the chip.		
	Direction:	IN	Type: ULONG
	Default:		MT90503_INVALID_TIMESLOT
tx_stream			0 – 31
	The stream of the TX TSST.		
	Direction:	IN	Type: ULONG
	Default:		MT90503_INVALID_STREAM
rx_timeslot			see tx_timeslot
	Default:		MT90503_INVALID_TIMESLOT
rx_stream			see tx_stream
	Default		:MT90503_INVALID_STREAM

# 2.3.3 mt90503\_close\_channel

This function closes the channel indicated by **pch\_hndl**, regardless of the type of the channel.

This function releases all resources that were reserved by the call to the function that opened the channel.

The mt90503\_close\_channel\_def function inserts default values into the MT90503\_CLOSE\_CH structure. The default value of a structure field is indicated following the field's description.

### Usage

#include "mt90503\_api.h"

```
ULONG mt90503_close_channel_def( MT90503_INSTANCE_API* pmt90503_api, MT90503_CLOSE_CH* pclose_ch );
```

# **Return Values**

MT90503ER\_GENERIC\_OK Indicates success

Also see Section "4.0 Return Codes" for non-successful codes.

### Parameters

pmt90503\_api pointer to an API instance structure of the chip

**pclose\_ch** pointer to an MT90503\_CLOSE\_CH structure. The definitions of the structure's elements are listed below.

# 2.3.3.1 Structure MT90503\_CLOSE\_CH

**pch\_hndl** pointer to a single ULONG, containing the handle which was created by the call to the function which opened the channel. This handle is modified to a unique value for closed handles as a code check.

Direction: IN/IO Type: POINTER

Default: NULL

# 2.4 Statistics Functions

Unless otherwise noted detected conditions indicate events that have occurred since the previous read of the same set of statistics. (i.e. values are reset when read by a statistics function.) All counts (identified by the name ending in '\_cnt' are only reset when the underlying entity is opened. (e.g. all counters returned by mt90503\_get\_cbr\_vc\_statistics are reset when the VC for which statistics are returned was opened.) These counters are free running for the existence of the underlying entity and may wrap.

# 2.4.1 mt90503\_get\_chip\_statistics

This function fills an MT90503\_CHIP\_STATS structure with the current statistics for the chip. All statistics returned by this function are initialized (e.g. counters set to 0) by the function **mt90503\_open**.

The mt90503\_get\_chip\_statistics\_def function inserts default values into the MT90503\_CHIP\_STATS structure. The default value of a structure field is indicated following the field's description.

# Usage

#include "mt90503\_api.h"

# **Return Values**

MT90503ER\_GENERIC\_OK Indicates success

Also see Section "4.0 Return Codes" for non-successful codes.

#### **Parameters**

pmt90503\_api pointer to an API instance structure of the chip

**pchip\_stats** pointer to an MT90503\_CHIP\_STATS statistics structure to be filled in by this routine. The definitions of the structure's elements are listed below. The user allocates this structure.

# 2.4.1.1 Statistics Structure MT90503\_CHIP\_STATS

num_data_vcs_open			0 – ??
	The number of	data VCs currer	itly open.
	Direction:	OUT	Type: ULONG
	Default:		0
num_cbr_vcs_ope	en		0 – ??
	The number of	open CBR VCs	currently open.
	Direction:	OUT	Type: ULONG
	Default:		0
num_aal0_vcs			0 – ??
	The number of	open CBR VCs	with payload type AAL0.
	Direction:	OUT	Type: ULONG
	Default:		0
num_aal5_vcs			0 – ??
	The number of	open CBR VCs	with payload type AAL5.
	Direction:	OUT	Type: ULONG
	Default:		0

			MT90503	API User Guide
num_aal1_vcs			0 – ??	
	The number of	open CBR VC	s with payload type unstructured AAL1.	
	Direction:	OUT	Type: ULONG	
	Default:		0	
num_paal1_vcs			0 – ??	
		f open CBR V0 ort no multi-frar	Cs with payload type structured AAL1. Th ning CAS.	is only includes CBR
	Direction:	OUT	Type: ULONG	
	Default:		0	
num_t1_cas_vcs			0 – ??	
			multi-framing VCs. This includes all open 0 be of multi-framing CAS used is T1.	CBR VCs that support
	Direction:	OUT	Type: ULONG	
	Default:		0	
num_e1_cas_vcs			0 – ??	
			multi-framing VCs. This includes all open ( be of multi-framing CAS used is E1.	CBR VCs that support
	Direction:	OUT	Type: ULONG	
	Default:		0	
num_strict_mf_ca	s_tdm_atm_vc	s	0 – ??	
	function	with the	n CBR VCs, that were opened by the <b>mt</b> vc_support_of_cas paramet _TDM_ATM in the MT90503_CBR_VC stru	ter set to
	Direction:	OUT	Type: ULONG	
	Default:		0	
num_not_strict_m	f_cas_tdm_atn	n_vcs	0 – ??	
	function	with the	n CBR VCs, that were opened by the <b>mt</b> vc_support_of_cas paramet _CAS_TDM_ATM in the MT90503_CBR_V	ter set to
	Direction:	OUT	Type: ULONG	
	Default:		0	
num_mf_cas_tdm	_cpu_vcs		0 – ??	
	function with th		n CBR VCs, that were opened by the <b>mt</b> _ <b>of_cas</b> parameter set to MT90503_MF_C	
	Direction:	OUT	Type: ULONG	
	Default:		0	

num_mf_cas_atm	_cpu_vcs		0 – ??
			CBR VCs, that were opened by the <b>mt90503_open_cbr_vc</b> of_cas parameter set to MT90503_MF_CAS_ATM_CPU in the
	Direction:	OUT	Type: ULONG
	Default:		0
num_mf_cas_tdm	_atm_cpu_vcs		0 – ??
	function with th		CBR VCs, that were opened by the <b>mt90503_open_cbr_vc</b> of_cas parameter set to MT90503_MF_CAS_TDM_ATM_CPU cture.
	Direction:	OUT	Type: ULONG
	Default:		0
num_channels_in	_vcs		0 – ??
	The number of	channels currer	ntly open in all CBR VCs.
	Direction:	OUT	Type: ULONG
	Default:		0
num_channels_in	_loopback		0 – ??
	The number of	channels currer	ntly open in loopback.
	Direction:	OUT	Type: ULONG
	Default:		0
cmem_parity_error0_cnt			0 - ??
			etected on the bits [7:0] of the control memory data pins. This The count is constructed from a count of active interrupts ed by the API's ISR.
	Direction:	OUT	Type: ULONG
	Default:		0
cmem_parity_erro	or1_cnt		0 - ??
			etected on the bits [15:8] of the control memory data pins. This The count is constructed from a count of active interrupts ed by the API's ISR.
	Direction:	OUT	Type: ULONG
	Default:		0
dmem_parity_erro	or0_cnt		0 - ??
	counter is an	approximation.	letected on the bits [7:0] of the data memory data pins. This The count is constructed from a count of active interrupts ed by the API's ISR.
	Direction:	OUT	Type: ULONG

0 - ??

Default:	0
----------	---

dmem\_parity\_error1\_cnt 0 - ??

The number of parity errors detected on the bits [15:8] of the control memory data pins. This counter is an approximation. The count is constructed from a count of active interrupts indicating this error, and serviced by the API's ISR.

Direction:	OUT	Type: ULONG
Default:		0

#### rxsar\_fifo\_cell\_loss\_cnt

The number of cell losses detected in the RX SAR input cell FIFO. This counter is an approximation. The count is constructed from a count of active interrupts indicating this error, and serviced by the API's ISR.

Direction	n: OUT	Type: ULONG
Default:		0
txa_fifo_cell_loss_cnt		0 - ??

The number of cell losses detected in the TX A output cell FIFO. This counter is an approximation. The count is constructed from a count of active interrupts indicating this error, and serviced by the API's ISR.

Direction:	OUT	Type: ULONG
Default:		0
cnt		0 - ??

txb\_fifo\_cell\_loss\_cnt

The number of cell losses detected in the TX B input cell FIFO. This counter is an approximation. The count is constructed from a count of active interrupts indicating this error, and serviced by the API's ISR.

Direction:	OUT	Type: ULONG
Default:		0
cnt		0 - ??

txc\_fifo\_cell\_loss\_cnt

The number of cell losses detected in the TX C input cell FIFO. This counter is an approximation. The count is constructed from a count of active interrupts indicating this error, and serviced by the API's ISR.

	Direction:	OUT	Type: ULONG
	Default:		0
rxa_parity_error_	cnt		0 - ??

The number of payload-byte parity errors detected in cells received on port RX A. This counter is an approximation. The count is constructed from a count of active interrupts indicating this error, and serviced by the API's ISR.

Direction:	OUT	Type: ULONG
Default:		0
rxb_parity_error_cnt		0 - ??

	The number of payload-byte parity errors detected in cells received on port RX B. This counter is an approximation. The count is constructed from a count of active interrupts indicating this error, and serviced by the API's ISR.		
	Direction:	OUT	Type: ULONG
	Default:		0
rxc_parity_error_c	cnt		0 - ??
	is an approxim		arity errors detected in cells received on port RX C. This counter t is constructed from a count of active interrupts indicating this s ISR.
	Direction:	OUT	Type: ULONG
	Default:		0
u_phya_alarm_cn	t		0 - ??
			tected on PHY A. This count is an approximation. The count is ctive interrupts indicating this error, and serviced by the API's
	Direction:	OUT	Type: ULONG
	Default:	0	
u_phyb_alarm_cn	t		0 - ??
			tected on PHY B. This count is an approximation. The count is ctive interrupts indicating this error, and serviced by the API's
	Direction:	OUT	Type: ULONG
	Default:		0
all_fifos_cell_loss	_cnt		32 bit unsigned counter
			to FIFO overflows. This includes the FIFOs to the RXSAR, X port B and, UTOPIA TX port C.
	Direction:	OUT	Type: ULONG
	Default:		0
rxa_cell_arrival_c	nt[2]		64 bit unsigned counter
	The number of cells received on UTOPIA RX port A. This does not include loopback cells of test data cells that were looped back on the port. Element 0 of the array contains bits [31;0] of the counter, and element 1 bits [63:32].		
	Direction:	OUT	Type: ULONG[2]
	Default:		0
txa_cell_departure	e_cnt[2]		64 bit unsigned counter
			ed on UTOPIA TX port A. Element 0 of the array contains bits ent 1 bits [63:32].
	Direction:	OUT	Type: ULONG[2]

	Default:		0
rxb_cell_arrival_cnt[2]			see rxa_cell_arrival_cnt
txb_cell_departu	re_cnt[2]		see txa_cell_departure_cnt
rxc_cell_arrival_o	cnt[2]		see rxa_cell_arrival_cnt
txc_cell_departu	re_cnt[2]		see txa_cell_departure_cnt
txsar_cell_depart	ture_cnt[2]		64 bit unsigned counter
	the TX data c		exited the TXSAR. This count also includes all cells sent from as loopback cells. Element 0 of the array contains bits [31;0] of s [63:32].
	Direction:	OUT	Type: ULONG[2]
	Default:		0
rxsar_cell_arrival	l_cnt[2]		64 bit unsigned counter
	the RX data c		entered the RXSAR. This count also includes all cells sent from as loopback cells. Element 0 of the array contains bits [31;0] of s [63:32].
	Direction:	OUT	Type: ULONG[2]
	Default:		0
rx_data_buffer_o	verflow		TRUE / FALSE
	If TRUE the parameter.	RX data buffer	has overflowed. See the <b>rx_data_buffer_size</b> configuration
	Direction:	OUT	Type: ULONG
	Default:		FALSE
soft_rx_data_buf	fer_overflow		TRUE / FALSE
	If TRUE the configuration		buffer has overflowed. See the <b>soft_rx_data_buffer_size</b>
	Direction:	OUT	Type: ULONG
	Default:		FALSE
cas_data_buffer_	overflow		TRUE / FALSE
	If TRUE the parameter.	RX data buffer	has overflowed. See the <b>rx_data_buffer_size</b> configuration
	Direction:	OUT	Type: ULONG
	Default:	FALSE	
soft_cas_data_bเ	uffer_overflow		TRUE / FALSE
	If TRUE the configuration		buffer has overflowed. See the <b>soft_rx_data_buffer_size</b>
	Direction:	OUT	Type: ULONG

	Default	:FALSE
rx_vc_event_buffer_overflow		TRUE / FALSE
	If TRUE the RX VC event configuration parameter.	buffer has overflowed. See the <b>rx_vc_event_buffer_size</b>
	Direction: OUT	Type: ULONG
	Default:	FALSE
clk_recov_a_buff	er_overflow	TRUE / FALSE
	If TRUE the clock recovery configuration parameter.	A buffer has overflowed. See the <b>clk_recov_a_buffer_size</b>
	Direction: OUT	Type: ULONG
	Default:	FALSE
soft_clk_recov_a	_buffer_overflow	TRUE / FALSE
	If TRUE the soft clo soft_clk-recov_a_buffer_size	
	Direction: OUT	Type: ULONG
	Default:	FALSE
clk_recov_b_buff	er_overflow	see clk_recov_a_buffer_overflow
	Default:	FALSE
soft_clk_recov_b	_buffer_overflow	see soft_clk_recov_a_buffer_overflow
Default:		FALSE
soft_console_buffer_overflow		TRUE / FALSE
	If TRUE the soft console configuration parameter.	buffer has overflowed. See the <b>soft_console_buffer_size</b>
	Direction: OUT	Type: ULONG
	Default:	FALSE
chip_fatal_interna	al_error	TRUE / FALSE
will occur when the processing		d a fatal error and will need to be reset to operate correctly. This g load required exceeds the capability of the mclk frequency. If maximum this error should not occur.
	Direction: OUT	Type: ULONG
	Default:	FALSE
chip_internal_error		TRUE / FALSE
	resume proper operation. This	ed a non fatal error but will need have some channels closed to s will occur when the processing load required exceeds the ey. If the mclk frequency is set to it's maximum this error should

Direction: OUT Type: ULONG

	Default:		FALSE
chip_api_fatal			TRUE / FALSE
			ip error and the chip will need to be reset to operate correctly. <b>stic</b> should be reported to the vendor.
	Direction:	OUT	Type: ULONG
	Default:		FALSE
chip_api_diagnostic			0 – 0xFFFFFFF
	Report this val	ue to the vendor	if <b>chip_api_fatal</b> is TRUE.
	Direction:	OUT	Type: ULONG
	Default:		0
excessive_errors			TRUE / FALSE
	caused by the being generate	e mclk frequency ed. Examples of ning stratum 4 o	exceeds the capacity of the chip to report them all. This can be being too low but is more likely caused by excessive errors conditions that will cause excessive errors are; the H100 clock compliance, or the ATM cell loss or bit error rate of a VC(s)
	Direction:	OUT	Type: ULONG
	Default:		FALSE

# 2.4.2 mt90503\_convert\_chip\_statistics\_to\_text

This function converts an MT90503\_CHIP\_STATS statistics structure to a text string. The MT90503\_CHIP\_STATS statistics structure is returned by the **mt90503\_get\_chip\_statistics** function.

The mt90503\_convert\_chip\_statistics\_to\_text\_def function inserts default values into the MT90503\_CONVERT\_CHIP\_STATS structure. The default value of a structure field is indicated following the field's description.

### Usage

```
#include "mt90503_api.h"
```

ULONG mt90503\_convert\_chip\_statistics\_to\_text\_def( MT90503\_INSTANCE\_API\* pmt90503\_api, MT90503\_CONVERT\_CHIP\_STATS\* pconvert\_chip\_stats );

# **Return Values**

MT90503ER\_GENERIC\_OK

Indicates success always

### **Parameters**

pmt90503\_api

pointer to an API instance structure of the chip

### pconvert\_chip\_stats

pointer to an MT90503\_CONVERT\_CHIP\_STATS structure to be filled in by this routine. The definitions of the structure's elements are listed below. The user allocates this structure.

# 2.4.2.1 Structure MT90503\_CONVERT\_CHIP\_STATS

pchip\_stats pointer to an MT90503\_CHIP\_STATS statistics structure to be converted to text. The definitions of the structure's elements are listed in the mt90503\_get\_chip\_statistics function description.

Direction: IN/IN Type: POINTER

Default: NULL

**pstring** pointer to the returned text string. The required length of the string is defined by MT90503\_CHIP\_STATS\_STRING\_LENGTH (in bytes). The user allocates the string.

Direction:	IN/OUT	Type: POINTER
Default:		NULL

# 2.4.3 mt90503\_get\_cbr\_vc\_statistics

This function fills an MT90503\_VC\_STATS structure with the current statistics for a CBR VC. All statistics returned by this function are initialized (e.g. counters set to 0) by the function **mt90503\_open\_cbr\_vc**.

The returned configuration structure covers all MIB statistics as specified in af-vtoa-0078.000, and supplies additional configuration information programmed during the VC open. The statistics names as given in af-vtoa-0078.000 relate to the names in the structure as follows:

atmfCESReassCells	mib_rxstr_cell_cnt
atmfCESHdrErrors Counter32	mib_aal1_crc_err_cnt,
	mib_aal1_parity_err_cnt
atmfCESPointerReframes Counter32	mib_pbyte_absent_err_cnt,
	mib_pbyte_range_err_cnt,
	mib_pbyte_framing_err_cnt
atmfCESPointerParityErrors Counter32	mib_pbyte_parity_err_cnt
atmfCESAal1SeqErrors Counter32	mib_single_cell_loss_cnt,
	mib_multiple_cell_loss_cnt,
	mib_cell_misinserted_cnt
atmfCESLostCells Counter32	mib_single_cell_loss_cnt,
	mib_multiple_cell_loss_cnt
atmfCESMisinsertedCells Counter32	mib_cell_misinserted_cnt
atmfCESBufUnderflows Counter32	mib_slip_underrun_cnt
atmfCESBufOverflows Counter32	mib_slip_overrun_cnt

The mt90503\_get\_cbr\_vc\_statistics\_def function inserts default values into the MT90503\_VC\_STATS structure. The default value of a structure field is indicated following the field's description.

# Usage

#include "mt90503\_api.h"

### **Return Values**

MT90503ER\_GENERIC\_OK Indicates success

Also see Section "4.0 Return Codes" for non-successful codes.

### Parameters

pmt90503\_api pointer to an API instance structure of the chip

**pvc\_stats** pointer to an MT90503\_VC\_STATS statistics structure to be filled in by this routine. The definitions of the structure's elements are listed below. The user allocates this structure.

# 2.4.3.1 Structure MT90503\_VC\_STATS

vc_hndlidentifier	handle returned from the call to <b>mt90503_open_cbr_vc</b> .		
	Direction:	IN	Type: ULONG
	Default:		MT90503_INVALID_HANDLE
reset_statistics			TRUE / FALSE
	Resets the sta	tistics counters f	or the indicated CBR VC after returning their current values.
	Direction:	OUT	Type: ULONG
	Default:		FALSE
header			see MT90503_CBR_VC struct of mt90503_open_cbr_vc
	Direction:	OUT	Type: same
	Default:		MT90503_NULL_HEADER
rx_tx_utopia_port	:		see MT90503_CBR_VC struct of mt90503_open_cbr_vc
	Direction:	OUT	Type: same
	Default:		MT90503_INVALID_UTOPIA_PORT
loopback			see MT90503_CBR_VC struct of mt90503_open_cbr_vc
	Direction:	OUT	Type: same
	Default:		FALSE
number_of_channels			see MT90503_CBR_VC struct of mt90503_open_cbr_vc
	Direction:	OUT	Type: same
	Default:		0
rx_normal_cell_routing			see MT90503_CBR_VC struct of mt90503_open_cbr_vc

	Direction:	OUT	Type: same
	Default		:0
rx_oam_cell_rout	ing		see MT90503_CBR_VC struct of mt90503_open_cbr_vc
	Direction:	OUT	Type: same
	Default:		0
vc_payload_type			see MT90503_CBR_VC struct of mt90503_open_cbr_vc
	Direction:	OUT	Type: same
	Default:		MT90503_INVALID_PAYLOAD_TYPE
vc_payload_size			see MT90503_CBR_VC struct of mt90503_open_cbr_vc
	Direction:	OUT	Type: same
	Default:		0
vc_support_of_ca	as		see MT90503_CBR_VC struct of mt90503_open_cbr_vc
	Direction:	OUT	Type: same
	Default:		MT90503_NO_MF_CAS
vc_cas_type			see MT90503_CBR_VC struct of mt90503_open_cbr_vc
	Direction:	OUT	Type: same
	Default:		MT90503_INVALID_CAS_TYPE
maximum_cdv			see MT90503_CBR_VC struct of mt90503_open_cbr_vc
	Direction:	OUT	Type: same
	Default:		0
wheel_number			0-14
	The wheel that	t is being used to	o map the events of the VC.
	Direction:	OUT	Type: ULONG
	Default:		MT90503_INVALID_WHEEL
rx_circular_buffe	r_size		{128, 256, 512, 1024}
	RX circular bu	ffer size that is b	eing used for this VC in order to absorb CDV (in bytes).
	Direction:	OUT	Type: ULONG
	Default:		256
cdv_monitored_c	nt		32 bit unsigned counter
	The number o delay.	f times the cell d	lelay variation (CDV) of the VC has been monitored for excess
	Direction:	OUT	Type: ULONG
	Default:		0
cdv_absorbtion_buffer_min_fill			-2047 – 2047

	The minimum fill of the CDV absorption buffer observed on the VC (in frames). Values greater than the circular buffer size and smaller than zero indicate that slips occurred.		
	Direction:	OUT	Type: LONG
	Default:		0
cdv_absorbtion_l	ouffer_max_fill		-2047 – 2047
			bsorption buffer observed on the VC (in frames). Values greater d smaller than zero indicate that slips occurred.
	Direction:	OUT	Type: LONG
	Default:		0
monitored_cdv			0 – 4095
	The CDV pres	sent on the VC d	uring the last monitoring period (in frames).
	Direction:	OUT	Type: ULONG
	Default:		0
txstr_cell_cnt[2]			64 bit unsigned counter
			ne VC by the TXSAR. The array is to be interpreted as a 64-bit s the lower-order 32 bits of the value.
	Direction:	OUT	Type: ULONG[2]
	Default:		0
mib_rxstr_cell_cnt[2]			64 bit unsigned counter
			on the VC by the RXSAR. The array is to be interpreted as a array is the lower-order 32 bits of the value.
	Direction:	OUT	Type: ULONG[2]
	Default:		0
mib_pbyte_abser	it_err_cnt		32 bit unsigned counter
	The number o	f times a P-Byte	was expected in a cell but not received.
	Direction:	OUT	Type: ULONG
	Default:		0
mib_pbyte_framir	ng_err_cnt		32 bit unsigned counter
	The number o	f times the P-By	te value in a cell did not match the expected P-Byte value.
	Direction:	OUT	Type: ULONG
	Default:		0
mib_pbyte_range	_err_cnt		32 bit unsigned counter
		size of the VC o	es that were out of range. A P-Byte is out of range if it is greater or if it points to payload bytes that are unused by the cell (i.e. the
	Direction:	OUT	Type: ULONG

	Default:		0
mib_pbyte_parity	_err_cnt		32 bit unsigned counter
	The number of parity errors de		tected on received P-Byte values.
	Direction:	OUT	Type: ULONG
	Default:		0
mib_aal1_crc_err	_cnt		32 bit unsigned counter
	The number o	of CRC errors det	ected on received AAL1 bytes.
	Direction:	OUT	Type: ULONG
	Default:		0
mib_aal1_parity_e	err_cnt		32 bit unsigned counter
	The number o	f parity errors de	tected on received AAL1 bytes.
	Direction:	OUT	Type: ULONG
	Default:		0
vc_cut_time			32 bit unsigned counter
	currently cut. is not reset ea	See cut_vc_det ach time the stat	the VC has been in the current cut state. If 0 the VC is not <b>sect_time</b> parameter in MT90503_CBR_VC structure. This field istics function is called. It is a counter that resets to 0 when the wrap if the cut condition lasts long enough.
	Direction:	OUT	Type: ULONG
	Default:		0
vc_cut_total_time	)	32 bit	unsigned counter
		ct_time parameter	the VC has been in the cut state since it was opened. See er in MT90503_CBR_VC structure. This field is only reset when
	Direction:	OUT	Type: ULONG
	Default:		0
mib_slip_overrun	_cnt		32 bit unsigned counter
	The number o	f overruns detec	ted on the VC since it was opened.
	Direction:	OUT	Type: ULONG
	Default:		0
mib_slip_underrun_cnt			32 bit unsigned counter
	The number o	f underruns dete	cted on the VC since it was opened.
	Direction:	OUT	Type: ULONG
	Default:		0
mib_cell_misinse	rted_cnt		32 bit unsigned counter

0

The number of mis-inserted cells. A cell is mis-inserted if its sequence number (in the AAL1 byte) is one less than the sequence number of the last received cell, and one greater than the sequence number of the second last received cell. For example, receiving cells with sequence numbers 3, 5, 4 in that order implies that the cell with sequence number 5 was mis-inserted.

```
Direction: OUT Type: ULONG
```

Default:

mib\_multiple\_cell\_loss\_cnt 32 bit unsigned counter

The number of multiple cell losses. A multiple cell loss occurs when the received cell's sequence number (in the AAL1 byte) is not equal to the last cell's sequence number plus 1, and not equal to the last cell's sequence number plus 2.

Direction:	OUT	Type: ULONG

Default: 0

mib\_single\_cell\_loss\_cnt 32 bit unsigned counter

The number of single cell losses. A single cell loss occurs when the received cell's sequence number (in the AAL1 byte) is equal to the last cell's sequence number plus 2.

Direction:	OUT	Type: ULONG
Direction:	OUT	Type: ULON

Default: 0

# 2.4.4 mt90503\_convert\_cbr\_vc\_statistics\_to\_text

This function converts an MT90503\_VC\_STATS statistics structure to a text string. The MT90503\_VC\_STATS statistics structure is returned by the **mt90503\_get\_vc\_statistics** function.

The mt90503\_convert\_cbr\_vc\_statistics\_to\_text\_def function inserts default values into the MT90503\_CONVERT\_VC\_STATS structure. The default value of a structure field is indicated following the field's description.

# Usage

#include "mt90503\_api.h"

### **Return Values**

MT90503ER\_GENERIC\_OK

Indicates success always

### Parameters

pmt90503\_api pointer to an API instance structure of the chip

pconvert\_vc\_stats pointer to an MT90503\_CONVERT\_VC\_STATS structure to be filled in by this routine. The definitions of the structure's elements are listed below. The user allocates this structure.

# 2.4.4.1 Structure MT90503\_CONVERT\_VC\_STATS

pvc\_stats pointer to an MT90503\_CHIP\_STATS statistics structure to be converted to text. The definition
of the structure elements is provided in the mt90503\_get\_vc\_statistics function description.

Direction: IN/IN Type: POINTER

Default: NULL

pointer to the returned string. The required length of the string is defined by MT90503\_VC\_STATS\_STRING\_LENGTH (in bytes). The user allocates the string.

Direction: IN/OUT Type: POINTER Default: NULL

# 2.5 Utility Functions

### 2.5.1 mt90503\_get\_handle\_list

This function returns a list of handles of a certain type.

The mt90503\_get\_handle\_list\_def function inserts default values into the MT90503\_HANDLE\_REQUEST structure. The default value of a structure field is indicated following the field's description.

#### Usage

#include "mt90503\_api.h"

### **Return Values**

MT90503ER\_GENERIC\_OK Indicates success

Also see Section "4.0 Return Codes" for non-successful codes.

#### **Parameters**

pmt90503\_api pointer to an API instance structure of the chip.

**phandle\_request** pointer to an MT90503\_HANDLE\_REQUEST structure that defines the list being requested. The user allocates this structure. The definitions of the structure's elements are listed below.

# 2.5.1.1 Structure MT90503\_HANDLE\_REQUEST

 max\_hndl1
 - 2097152

 Maximum number of handles to be returned in the handles list parameter, phndl\_list.

 Direction:
 IN

 Type:
 ULONG

 Default:
 0

 hndl\_type
 MT90503\_HNDL\_CBR\_VC

 MT90503\_HNDL\_CUT\_CBR\_VC

 MT90503\_HNDL\_DATA\_VC

### MT90503\_HNDL\_CHANNEL\_IN\_VC MT90503\_HNDL\_CHANNEL\_IN\_LOOPBACK

Defines the type of handle that is being requested.

	Direction:	IN	Type: ULONG	
	Default:		MT90503_INVALID_HANDLE_TYPE	
num_valid_hndl			0 – max_hndl	
		This value is the number of valid handles returned. Note if the returned list is <b>max_hndl</b> nandles long there may be more handles of the requested type.		
	Direction:	OUT	Type: ULONG	
	Default:		0	
phndl_list			he length of the list is max_hndl. This list will be filled by the requested handle type. The user allocates this list.	
	Direction:	IN/OUT	Type: POINTER	
	Default:		NULL	

# 2.6 Diagnostics Functions

# 2.6.1 mt90503\_get\_h100\_diagnostics

This function fills an MT90503\_H100\_DIAG structure with the current diagnostic information of the H100 bus of the chip.

The mt90503\_get\_h100\_diagnostics\_def function inserts default values into the MT90503\_H100\_DIAG structure. The default value of a structure field is indicated following the field's description.

# Usage

```
MT90503_H100_DIAG* ph100_diag );
```

# **Return Values**

MT90503ER\_GENERIC\_OK Indicates success

Also see Section "4.0 Return Codes" for non-successful codes.

### Parameters

- pmt90503\_api pointer to an API instance structure of the chip
- **ph100\_diag** pointer to an MT90503\_H100\_DIAG structure to be filled in by this routine. The user allocates this structure.

# 2.6.1.1 Structure MT90503\_H100\_DIAG

h100_clk_a_bad	-	-	TRUE / FALSE
	monitors the c	lock edges and	_c8_a has failed to comply with the H100 specification. This will detect period violations of $\pm$ 35 ns from the 122 ns nominal ution of the mclk frequency.
	Direction:	OUT	Type: ULONG
	Default:		FALSE
h100_clk_b_bad			TRUE / FALSE
	If TRUE, the H	.100 signal ct_c8	3_b has failed to comply with the H100 specification.
	Direction:	OUT	Type: ULONG
	Default:		FALSE
h100_frame_a_ba	d		TRUE / FALSE
	monitors that t	• -	rame_a has failed to comply with the H100 specification. This signal and will detect a violation if it is not asserted once and s clock cycles.
	Direction:	OUT	Type: ULONG
	Default:		FALSE
h100_frame_b_ba	d		TRUE / FALSE
	If TRUE, the H	.100 signal ct_fra	ame_b has failed to comply with the H100 specification.
	Direction:	OUT	Type: ULONG
	Default:		FALSE
h100_clk_a_bad_cnt			0 – ??
	The number of	times h100_clk	<b>_a_bad</b> has transitioned from FALSE to TRUE.
	Direction:	OUT	Type: ULONG
	Default:		0
h100_clk_b_bad_o	cnt		0 – ??
	The number of	times h100_clk	<b>_b_bad</b> has transitioned from FALSE to TRUE.
	Direction:	OUT	Type: ULONG
	Default:		0
h100_frame_a_ba	d_cnt		0 – ??
	The number of	times h100_fra	me_a_bad has transitioned from FALSE to TRUE.
	Direction:	OUT	Type: ULONG
	Default:		0
h100_frame_b_ba	d_cnt		0 – ??
	The number of	times h100_fra	me_b_bad has transitioned from FALSE to TRUE.

	Direction:	OUT	Type: ULONG
	Default:	001	0
	Delault.		
bus_master			MT90503_H100_MASTER_A MT90503_H100_MASTER_B
	Which clock is	currently the ma	ster clock of the bus.
	Direction:	OUT	Type: ULONG
	Default:		MT90503_H100_MASTER_A
bus_master_bad			TRUE / FALSE
	If TRUE, the bu	us master clock I	nas failed to comply with the H100 specification.
	Direction:	OUT	Type: ULONG
	Default:		FALSE
bus_backup			MT90503_H100_BACKUP_A MT90503_H100_BACKUP_B
	Which clock is	the current back	up clock.
	Direction:	OUT	Type: ULONG
	Default:		MT90503_H100_BACKUP_A
bus_backup_bad			TRUE / FALSE
	If TRUE, the ba	ackup clock has	failed to comply with the H100 specification.
	Direction:	OUT	Type: ULONG
	Default:		FALSE
master_mode	see MT90503_	H100_MASTER	_PARMS structure of mt90503_set_h100_master_mode.
	The master mo	de of the chip.	
	Direction:	OUT	Type: same
	Default:		MT90503_H100_MASTERA
slave_mode	see MT90503_	H100_SLAVE_F	ARMS structure of mt90503_set_h100_slave_mode.
	The slave mod	e of the chip.	
	Direction:	OUT	Type: same
	Default:		MT90503_H100_TRACKA

# 2.6.2 mt90503\_convert\_h100\_diagnostics\_to\_text

This function converts an MT90503\_H100\_DIAG structure to a text string. The MT90503\_H100\_DIAG structure is returned by the **mt90503\_get\_h100\_diagnostics** function.

The mt90503\_convert\_h100\_diagnostics\_to\_text\_def function inserts default values into the MT90503\_CONVERT\_H100\_DIAG structure. The default value of a structure field is indicated following the field's description.

# Usage

#include "mt90503\_api.h"

### **Return Values**

MT90503ER\_GENERIC\_OK

Indicates success always

### Parameters

### pmt90503\_api

pointer to an API instance structure of the chip

### pconvert\_h100\_diag

pointer to an MT90503\_CONVERT\_H100\_DIAG structure to be filled in by this routine. The definitions of the structure's elements are listed below. The user allocates this structure.

# 2.6.2.1 Structure MT90503\_CONVERT\_H100\_DIAG

**ph100\_diag** pointer to an MT90503\_H100\_DIAG structure to be converted to text. The definition of the structure elements is provided in the mt90503\_get\_h100\_diagnostics function description.

Direction: IN/IN Type: POINTER

Default: NULL

pstring pointer to the returned string. The required length of the string is defined by MT90503\_H100\_DIAG\_STRING\_LENGTH (in bytes). The user allocates the string.

Direction: IN/OUT Type: POINTER

Default: NULL

# 2.6.3 mt90503\_get\_console\_msgs

This function returns debug messages from the API in a text string. These messages include detail of errors and warnings.

The mt90503\_get\_console\_msgs\_def function inserts default values into the MT90503\_CONSOLE\_MSG structure. The default value of a structure field is indicated following the field's description.

### Usage

#include "mt90503\_api.h"

### **Return Values**

MT90503ER\_GENERIC\_OK Indicates success

Also see Section "4.0 Return Codes" for non-successful codes.

#### **Parameters**

pmt90503\_api pointer to an API instance structure of the chip.

**pconsole\_msg** pointer to an MT90503\_CONSOLE\_MSG structure to be filled in by this routine. The definitions of the structure's elements are listed below. The user allocates this structure.

# 2.6.3.1 Structure MT90503\_CONSOLE\_MSG

pstring pointer to the returned string. The required length of the string, in bytes, is mt90503\_console\_buffer\_size, which was configured by mt90503\_open. The user allocates the string.

Direction: IN/OUT Type: POINTER
Default: NULL

# 2.7 H100 Functions

### 2.7.1 mt90503\_set\_h100\_master\_mode

This function sets the role of the chip as bus master on the H100 bus.

The mt90503\_set\_h100\_master\_mode\_def function inserts default values into the MT90503\_H100\_MASTER\_PARMS structure. The default value of a structure field is indicated following the field's description.

### Usage

# **Return Values**

MT90503ER\_GENERIC\_OK Indicates success

Also see Section "4.0 Return Codes" for non-successful codes.

### Parameters

pmt90503\_api

pointer to an API instance structure of the chip

#### pmt90503\_h100\_master\_parms

pointer to an MT90503\_H100\_MASTER\_PARMS structure. This structure is allocated by the user. The definitions of the structure's elements are listed below.

# 2.7.1.1 Structure MT90503\_H100\_MASTER\_PARMS

master\_mode

MT90503\_H100\_MASTERA MT90503\_H100\_MASTERB MT90503\_H100\_MASTERAB MT90503\_H100\_BACKUPA MT90503\_H100\_BACKUPB MT90503\_H100\_DISABLED

Determines which H100 clocks the chip is to drive.

The "\_MASTER" modes drive the corresponding ct\_c8 and ct\_frame signal(s) as well as the compatibility signals. The "\_BACKUP" modes drive the corresponding ct\_c8 and ct\_frame signals; the ct\_c8/ct\_frame signals will be generated in phase with the master ct\_c8/ct\_frame signals in backup mode. The "\_DISABLED" mode does not drive any clock or frame signals. The initial setting is "\_DISABLED" when the **mt90503\_open** function returns.

Direction: IN Type: ULONG

Default: MT90503\_H100\_MASTERA

# 2.7.2 mt90503\_set\_h100\_slave\_mode

This function sets the slave mode of the chip and determines the clock used by the chip to synchronize all data transfers on the H100 bus.

If the chip does a fallback onto another clock then data transfers will continue to be synchronized on the fallback clock until slaveship mode is set once again, regardless of the state of the chosen clock.

The mt90503\_set\_h100\_slave\_mode\_def function inserts default values into the MT90503\_H100\_SLAVE\_PARMS structure. The default value of a structure field is indicated following the field's description.

### Usage

# **Return Values**

MT90503ER\_GENERIC\_OK Indicates success

Also see Section "4.0 Return Codes" for non-successful codes.

# Parameters

pmt90503\_api

pointer to an API instance structure of the chip

### pmt90503\_h100\_slave\_parms

pointer to an MT90503\_H100\_SLAVE\_PARMS structure. The definitions of the structure's elements are listed below.

# 2.7.2.1 Structure MT90503\_H100\_SLAVE\_PARMS

slave\_mode

MT90503\_H100\_TRACKA MT90503\_H100\_TRACKB MT90503\_H100\_TRACKA\_FALLBACKB MT90503\_H100\_TRACKB\_FALLBACKA MT90503\_H100\_DISABLED

Determines how the chip is to synchronize its data transfers on the H100 bus.

The "\_TRACK" modes with no "\_FALLBACK" perform data transfers synchronized to the "\_TRACK*x*" clock no matter the condition of that clock or associated frame signal. The "\_FALLBACK" modes synchronize data transfers to the "\_FALLBACK*x*" clock and associated frame signal if the "\_TRACK*x*\_" clock or associated frame signal is not behaving according to the H100 specification. The "\_DISABLED" mode disables all transfers on the H100 bus. Thus, no data can be placed on the bus, and the received data is ignored. The initial setting is "\_DISABLED" when the **mt90503\_open** function returns.

Direction: IN Type: ULONG

Default: MT90503\_H100\_TRACKA\_FALLBACKB

# 2.8 Data Cell Functions

# 2.8.1 mt90503\_send\_data\_cell

This function transmits a CPU generated ATM cell. The cell is placed at the tail of the data cell FIFO of the TXSAR. Once the cell reaches the head of the FIFO the cell will be transmitted on the specified UTOPIA port.

The mt90503\_send\_data\_cell\_def function inserts default values into the MT90503\_TX\_DATA\_CELL structure. The default value of a structure field is indicated following the field's description.

### Usage

# **Return Values**

MT90503ER\_GENERIC\_OK

Indicates success

MT90503ER\_SEND\_DATA\_CELL\_BUFFER\_FULL

when there is no room in the send data cell buffer. The cell was not queued to be sent.

Also see Section "4.0 Return Codes" for non-successful codes.

Parameters

- pmt90503\_api pointer to an instance structure of the chip
- **ptx\_data\_cell** pointer to an MT90503\_TX\_DATA\_CELL structure. The user allocates this structure. The definitions of the structure's elements are listed below.

# 2.8.1.1 Structure MT90503\_TX\_DATA\_CELL

header

32 bit field

The header of the cell. Header fields are in the following order (starting from bit 31): GFC, VPI, VCI, PT, CLP.

Direction:	IN	Type: ULONG
Default:		MT9503_NULL_HEADER

### payload[12]

An array of the 48 payload bytes of the cell. The payload bytes of the cell are arranged in the array as follows:

12 element array of 32 bit fields

	b31 - b24	b23 - b16	b15 -b8	b7 - b0
payload[0]	payload byte 0	payload byte 1	payload byte 2	payload byte 3
payload[1]	payload byte 4	payload byte 5	payload byte 6	payload byte 7
payload[11]	payload	payload	payload	payload
	byte 44	byte 45	byte 46	byte 47
Direction: IN	1	Type: ULO	NG[12]	

Direction: Default:

0

tx\_utopia\_port

0 or the OR of any or all of: MT90503\_PORTA MT90503\_PORTB MT90503\_PORTC

Indicates how the data cell is to be routed by the UTOPIA module. The cell can be broadcast, so the values can be ORed together. If set to 0, the cell will be discarded.

Direction:	IN	Type: ULONG
Default:		MT90503_INVALID_UTOPIA_PORT

# 2.8.2 mt90503\_send\_test\_cell

This function transmits a CPU generated ATM cell. The cell is placed at the tail of the data cell FIFO of the TXSAR. Once the cell reaches the head of the FIFO the cell will be treated as if it were received on the specified UTOPIA port (i.e. it will use the LUT for the specified port and the entry identified by the header to route the cell). This function can be used to test RX hardware or software functions of the system.

The mt90503\_send\_test\_cell\_def function inserts default values into the MT90503\_TX\_TEST\_CELL structure. The default value of a structure field is indicated following the field's description.

# Usage

#include "mt90503\_api.h"

```
ULONG mt90503_send_test_cell( MT90503_INSTANCE_API* pmt90503_api,
MT90503_TX_TEST_CELL* ptx_test_cell );
```

# **Return Values**

MT90503ER\_GENERIC\_OK Indicates success

```
MT90503ER_SEND_DATA_CELL_BUFFER_FULL
when there is no room in the send data cell buffer. The cell was not queued to be sent.
```

Also see Section "4.0 Return Codes" for non-successful codes.

### Parameters

pmt90503_api pointer to an API instance structure of the c
--

**ptx\_test\_cell** pointer to an MT90503\_TX\_TEST\_CELL structure. The definitions of the structure's elements are listed below.

# 2.8.2.1 Structure MT90503\_TX\_TEST\_CELL

header			32 bit field	
	The header of the cell. Header fields are in the following order (starting from bit 31): GFC, VI VCI, PT, CLP.			
	Direction:	IN	Type: ULONG	
	Default:		MT90503_NULL_HEADER	
payload[12]			12 element array of 32 bit fields	
	An array of the array as follow		es of the cell. The payload bytes of the cell are arranged in the	

	b31 - b24	b23 - b16	b15 -b8	b7 - b0	
payload[0]	payload byte 0	payload byte 1	payload byte 2	payload byte 3	
payload[1]	payload byte 4	payload byte 5	payload byte 6	payload byte 7	
payload[11]	payload byte 44	payload byte 45	payload byte 46	payload byte 47	
Direction: IN	Type: ULO	Type: ULONG[12]			
Default:		0			
		MT90503_ MT90503_ MT90503_	PORTB		
Indicates which port's LUT will be used to treat the cell.					

Direction:	IN	Type: ULONG
Default:		MT90503_INVALID_UTOPIA_PORT

# 2.8.3 mt90503\_receive\_data\_cell

This function retrieves the oldest received data cell. The cells are buffered in the SSRAM and/or an API maintained soft buffer in received order. See the **soft\_rx\_data\_buffer\_size** in the MT90503\_CONF structure.

The mt90503\_receive\_data\_cell\_def function inserts default values into the MT90503\_RX\_DATA\_CELL structure. The default value of a structure field is indicated following the field's description.

### Usage

rx utopia port

MT90503\_RX\_DATA\_CELL\* prx\_data\_cell );

### **Return Values**

MT90503ER\_GENERIC\_OK Indicates success

MT90503ER\_RECEIVE\_DATA\_CELL\_BUFFER\_EMPTY when there are no data cells in the received data cell buffer. The returned structure is invalid.

Also see Section "4.0 Return Codes" for non-successful codes.

#### Parameters

- pmt90503\_api pointer to an API instance structure of the chip
- **prx\_data\_cell** pointer to an MT90503\_RX\_DATA\_CELL structure. The user allocates this structure. The definitions of the structure's elements are listed below.

# 2.8.3.1 Structure MT90503\_RX\_DATA\_CELL

2.0.3.1 Struct	IIe MI 90505_KA		LL			
reset_buffers			TRUE / FA	LSE		
		nd software buffers for the data cells will be emptied. When set turn a cell, and <b>more_cells</b> will be set to FALSE.				
	Direction: IN	1	Type: ULO	NG		
	Default:		FALSE			
header			32 bit field			
	The header of the VCI, PT, CLP.	cell. Header	fields are in	the following	g order (start	ing from bit 31): GFC, VPI,
	Direction: O	UT	Type: ULO	NG		
	Default:		MT90503_	NULL_HEA	DER	
payload[12]			12 elemen	t array of 32	bit fields	
	An array of the 48 payload bytes of the cell. The payload bytes of the array as follows:			he cell are arranged in the		
		b31 - b24	b23 - b16	B15 -b8	b7 - b0	
	payload[0]	payload byte 0	payload byte 1	payload byte 2	payload byte 3	
	payload[1]	payload byte 4	payload byte 5	payload byte 6	payload byte 7	
	payload[11]	payload	payload	payload	payload	
		byte 44	byte 45	byte 46	byte 47	
		UT	Type: ULO	NG[12]		
	Default:		0			
rx_utopia_port	port		MT90503_ MT90503_ MT90503_	PORTB		
	The UTOPIA port	on which the	cell was rec	eived.		
	Direction: O	UT	Type: ULO	NG		
	Default:		MT90503_INVALID_UTOPIA_PORT			RT
rx_cell_routing			MT90503_	CBR_VC_L DATA_VC_L UNKNOWN	UT_ENTRY	/
	Indicates how the	cell was rout	ted to the da	ta cell FIFO.	. The cell ca	n have been routed by the

Indicates how the cell was routed to the data cell FIFO. The cell can have been routed by the LUT entry of a CBR or data VC, or it can have been routed by the port if the cell was declared as unknown (see the **u\_rxp\_ncr** and **u\_rxp\_ocr** cell routing parameters in the MT90503\_CONF structure). If a LUT entry routed the cell then the handle to the VC is contained in the **rx\_vc\_hndl** parameter.

	Direction:	OUT	Type: ULONG
	Default:		MT90503_INVALID_ROUTING
rx_vc_hndl		routed to the da VC. See rx_cell_	ata cell FIFO via a VC's LUT entry then this field contains the _routing.
	Direction:	OUT	Type: ULONG
	Default:		MT90503_INVALID_HANDLE
more_cells			TRUE / FALSE
	True if there ar	e more cells buf	fered to be read.
	Direction:	OUT	Type: ULONG
	Default:		FALSE

### 2.9 CAS Functions

### 2.9.1 mt90503\_get\_cas\_change

This function retrieves the oldest CAS change message. The events are buffered in the SSRAM and/or an API maintained soft buffer in occurrence order. See the **soft\_cas\_data\_buffer\_size** in the MT90503\_CONF structure.

The mt90503\_get\_cas\_change\_def function inserts default values into the MT90503\_CAS\_CHANGE structure. The default value of a structure field is indicated following the field's description.

#### Usage

#include "mt90503\_api.h"

ULONG mt90503\_get\_cas\_change\_def( MT90503\_INSTANCE\_API\* pmt90503\_api, MT90503\_CAS\_CHANGE\* pcas\_change );

#### **Return Values**

MT90503ER\_GENERIC\_OK

Indicates success

MT90503ER\_CAS\_CHANGE\_BUFFER\_EMPTY There are no CAS change messages in the buffer. The returned structure is invalid.

Also see Section "4.0 Return Codes" for non-successful codes.

**Parameters** 

- pmt90503\_api pointer to an API instance structure of the chip
- **pcas\_change** pointer to an MT90503\_CAS\_CHANGE structure. The user allocates this structure. The definitions of the structure's elements are listed below.

# 2.9.1.1 Structure MT90503\_CAS\_CHANGE

reset_buffers	_	_	TRUE / FALSE
			nd software buffers for the CAS changes will be emptied. When ot return a CAS change message, and <b>more_messages</b> will be
	Direction:	IN	Type: ULONG
	Default:		FALSE
ch_hndl			identifier
	The handle o message.	f the TDM cha	nnel containing the TSST that generated this CAS change
	Direction:	OUT	Type: ULONG
	Default:		MT90503_INVALID_HANDLE
tx_rx			MT90503_DIRECTION_TX MT90503_DIRECTION_RX
			at these directions are with respect to the UTOPIA ports. Thus, the TDM bus, and an RX TSST exits.
	Direction:	OUT	Type: ULONG
	Default:		MT90503_DIRECTION_TX
timeslot	0 – 31 for strea	am frequency of	0 – 127 for stream frequency of 8 MHz 0 – 63 for stream frequency of 4 MHz 2 MHz
			nich the CAS change occurred.
	Direction:	OUT	Type: ULONG
	Default:		MT90503_INVALID_TIMESLOT
stream			0 – 31
	The stream of	the TSST on wh	ich the CAS change occurred.
	Direction:	OUT	Type: ULONG
	Default:		MT90503_INVALID_STREAM
new_cas_value			4 bit field
	The new CAS	value.	
	Direction:	OUT	Type: ULONG
	Default:		MT90503_INVALID_CAS
old_cas_value			4 bit field
	The previous C	CAS value.	
	Direction:	OUT	Type: ULONG
	Default:		MT90503_INVALID_CAS

TRUE / FALSE

True if there are more messages buffered to be read.

Direction:	OUT	Type: ULONG
Default:		FALSE

# 2.9.2 mt90503\_change\_tx\_cpu\_cas

This function changes the CPU CAS value inserted in cells, in the TX direction, of the CBR VC to which the indicated channel is allocated. The current CAS value is changed to the value specified by **tx\_cas\_value**.

The mt90503\_change\_tx\_cpu\_cas\_def function inserts default values into the MT90503\_TX\_CPU\_CAS structure. The default value of a structure field is indicated following the field's description.

# Usage

#include "mt90503\_api.h"

ULONG mt90503\_change\_tx\_cpu\_cas\_def( MT90503\_INSTANCE\_API\* pmt90503\_api, MT90503\_TX\_CPU\_CAS\* ptx\_cpu\_cas );

ULONG mt90503\_change\_tx\_cpu\_cas( MT90503\_INSTANCE\_API\* pmt90503\_api, MT90503 TX CPU CAS\* ptx cpu cas );

### **Return Values**

MT90503ER\_GENERIC\_OK Indicates success

Also see Section "4.0 Return Codes" for non-successful codes.

### **Parameters**

- pmt90503\_api pointer to an API instance structure of the chip
- **ptx\_cpu\_cas** pointer to an MT90503\_TX\_CPU\_CAS structure. The definitions of the structure's elements are listed below.

# 2.9.2.1 Structure MT90503\_TX\_CPU\_CAS

identifier		
The handle which was returned from the call to <b>mt90503_open_channel_in_vc</b> for the VC t which <b>tx_cas_value</b> will be applied.		
Direction:	IN	Type: ULONG
Default:		MT90503_INVALID_HANDLE
		4 bit field
The new CAS	value to be inser	ted in the TX direction of the VC.
Direction:	IN	Type: ULONG
Default:		MT90503_INVALID_CAS
	which <b>tx_cas_</b> Direction: Default: The new CAS Direction:	<ul> <li>which tx_cas_value will be ap</li> <li>Direction: IN</li> <li>Default:</li> <li>The new CAS value to be inser</li> <li>Direction: IN</li> </ul>

# 2.9.3 mt90503\_change\_rx\_cpu\_cas

This function changes the CPU CAS value that accompanies the data of the specified channel in the RX direction (i.e. exiting the chip) on the TDM bus. The current CAS value is changed to the value specified by **rx\_cas\_value**.

The mt90503\_change\_rx\_cpu\_cas\_def function inserts default values into the MT90503\_RX\_CPU\_CAS structure. The default value of a structure field is indicated following the field's description.

# Usage

#include "mt90503\_api.h"

### **Return Values**

MT90503ER\_GENERIC\_OK Indicates success

Also see Section "4.0 Return Codes" for non-successful codes.

### **Parameters**

- pmt90503\_api pointer to an API instance structure of the chip
- **prx\_cpu\_cas** pointer to an MT90503\_RX\_CPU\_CAS structure. The definitions of the structure's elements are listed below.

# 2.9.3.1 Structure MT90503\_RX\_CPU\_CAS

ch_hndl	identifier		
	The handle which was returned from the call to <b>mt90503_open_channel_in_vc</b> . This hand is used to access the desired channel.		
	Direction:	IN	Type: ULONG
	Default:		MT90503_INVALID_HANDLE
rx_cas_value			4 bit field
	The new CAS \	alue to be insert	ted in the RX direction of the VC.
	Direction:	IN	Type: ULONG
	Default:		MT90503_INVALID_CAS

# 2.9.3.2 mt90503\_select\_cas\_source

This function allows the user to select the source of the CAS nibbles accompanying the voice on a specified channel. The source is selectable for both the RX and TX directions of the channel. The CAS nibbles can either be the nibble received from one interface and passed onto the other (i.e. from TDM to ATM in TX direction) or a user specified value. The nibble is changed via the **mt90503\_change\_tx\_cpu\_cas** and **mt90503\_change\_rx\_cpu\_cas** functions.

The mt90503\_select\_cas\_source\_def function inserts default values into the MT90503\_CAS\_SOURCE structure. The default value of a structure field is indicated following the field's description.

# Usage

#include "mt90503\_api.h"

ULONG mt90503\_select\_cas\_source( MT90503\_INSTANCE\_API\* pmt90503\_api, MT90503\_CAS\_SOURCE\* pcas\_source );

#### **Return Values**

MT90503ER\_GENERIC\_OK Indicates success

Also see Section "4.0 Return Codes" for non-successful codes.

#### Parameters

pmt90503\_api

pointer to an API instance structure of the chip

**pcas\_source** pointer to an MT90503\_CAS\_SOURCE structure. The definitions of the structure's elements are listed below.

# 2.9.3.3 Structure MT90503\_CAS\_SOURCE

ch_hndl			identifier
		hich was returne ess the desired o	ed from the call to <b>mt90503_open_channel_in_vc</b> . This handle channel.
	Direction:	IN	Type: ULONG
	Default:		MT90503_INVALID_HANDLE
tx_cas_source			MT90503_SOURCED_CAS MT90503_TDM_CAS MT90503_UNMODIFIED
		latched from the	erted into outgoing ATM cells. The nibble can be generated by TDM bus. Also, this field can be set so that the present settings
	Direction:	IN	Type: ULONG
	Default:		MT90503_UNMODIFIED
rx_cas_source			MT90503_SOURCED_CAS MT90503_ATM_CAS MT90503_UNMODIFIED
		e taken from rec	ren on the TDM bus by the chip. The nibble can be generated by eived ATM cells. Also, this field can be set so that the present
	Direction	IN	Type: ULONG
	Default:		MT90503_UNMODIFIED

# 2.10 Clock Recovery Functions

# 2.10.1 mt90503\_get\_clk\_recovery\_point

This function retrieves a clock recovery point from the API's soft buffer. A clock recovery point can be retrieved from either the A or B buffers. Each buffer can be configured to perform SRTS or Adaptive clock recovery. The configuration of each buffer is defined in the MT90503\_CONF structure provided to the **mt90503\_open** function.

The mt90503\_get\_clk\_recovery\_point\_def function inserts default values into the MT90503\_CLK\_RECOV\_PNT structure. The default value of a structure field is indicated following the field's description.

# Usage

### **Return Values**

MT90503ER\_GENERIC\_OK Indicates success

Also see Section "4.0 Return Codes" for non-successful codes.

### Parameters

- pmt90503\_api pointer to an API instance structure of the chip
- **pclk\_recov\_pnt** pointer to an MT90503\_CLK\_RECOV\_PNT structure. The definitions of the structure's elements are listed below.

# 2.10.1.1 Structure MT90503\_CLK\_RECOV\_PNT

reset_buffers	TRUE/FALSE		
	If set to TRUE, the specified hardware and software buffers for the clock recovery points will be emptied. When set to TRUE the function will not return a point, and <b>more_points</b> will be set to FALSE. Which hardware and software buffers will be emptied is indicated by <b>buffer_select</b> and <b>srts_select</b> .		
	Direction:	IN	Type: ULONG
	Default:		FALSE
buffer_select			MT90503_CLK_RECOV_BUF_A MT90503_CLK_RECOV_BUF_B
	Indicates which hardware and software buffers the function is to access.		
	Direction:	IN	Type: ULONG
	Default:		MT90503_CLK_RECOV_BUF_A
srts_select			MT90503_REMOTE_SRTS MT90503_LOCAL_SRTS

In the case where the selected buffer is used for SRTS clock recovery, this field indicates which SRTS nibble is requested: RX or local SRTS nibble.

Direction:	IN	Type: ULONG
Default:		MT90503_REMOTE_SRTS
		4 element array of 32 bit fields

An array of bytes containing the fetched clock recovery point. The bytes are laid out in three different ways, depending on the type of clock recovery implemented by the selected buffer.

	b31 - b24	b23 - b16	b15 -b8	b7 - b0
payload[0]		pclk count	er integer	
Payload[1]	Reserved po		pclk count	er fraction
payload[2]	mclk counter			
payload[3]	cell counter			

### Table 1 - Adaptive Clock Recovery Layout

	b31 – b4	b3 - b0
payload[0]	Reserved	nibble
payload[1]	Reserved	
payload[2]	Reserved	
payload[3]	Reserved	

### Table 2 - RX SRTS Clock Recovery Layout

	b31 – b4	b3 - b0
payload[0]	Reserved	nibble
payload[1]	Reserved	
payload[2]	Reserved	
payload[3]	Reserved	

# Table 3 - Local SRTS Clock Recovery Layout

TRUE/FALSE

Direction:	OUT	Type: ULONG[4]
Default:		0

more\_points

clk\_recov\_pnt[4]

Indicates whether there are more clock recovery points of the specified type pending in either the chip's buffer or the soft buffer maintained by the API.

Direction:INType: ULONGDefault:FALSE

# 2.11 GPIO Functions

# 2.11.1 mt90503\_set\_gpio\_value

This function sets the output enable of gpio\_pin to gpio\_oe and the driven value of gpio\_pin to gpio\_value.

The mt90503\_set\_gpio\_value\_def function inserts default values into the MT90503\_SET\_GPIO\_PARMS structure. The default value of a structure field is indicated following the field's description.

### Usage

#include "mt90503\_api.h"

### **Return Values**

MT90503ER\_GENERIC\_OK Indicates success

Also see Section "4.0 Return Codes" for non-successful codes.

### **Parameters**

gpio\_pin

pmt90503\_api pointer to an API instance structure of the chip

**pset\_gpio\_parms** pointer to an MT90503\_SET\_GPIO\_PARMS structure. The definitions of the structure's elements are listed below.

# 2.11.1.1 Structure MT90503\_SET\_GPIO\_PARMS

		MT90503_GPIO_INMO_D8 MT90503_GPIO_INMO_D9
		MT90503_GPIO_INMO_D15
		MT90503_GPIO_PHYA_RX_LED MT90503_GPIO_PHYA_TX_LED MT90503_GPIO_PHYB_RX_LED MT90503_GPIO_PHYB_TX_LED
		MT90503_GPIO_TXA_DATA8 MT90503_GPIO_TXA_DATA9
		MT90503_GPIO_TXA_DATA15
		MT90503_GPIO_TXB_DATA8 MT90503_GPIO_TXB_DATA9
		MT90503_GPIO_TXB_DATA15
The pin to whic	h the output ena	ble and value are to be set.
Direction:	IN	Type: ULONG
Default:		MT90503_INVALID_GPIO

gpio_oe	TRUE/FALSE		
	If TRUE the output will be enabled. If FALSE the pin is tri-stated.		
	Direction: IN Type: ULONG		
	Default: FALSE		FALSE
gpio_value			0 / 1
			pin specified by <b>gpio_pin</b> . If the pin output is not enabled by d regardless of the value set.
	Direction:	IN	Type: ULONG
	Default:		0

# 2.11.2 mt90503\_get\_gpio\_value

This function returns the value, as well as the rise and fall values of the GPI/GPIO specified by **gpio\_pin**.

The mt90503\_get\_gpio\_value\_def function inserts default values into the MT90503\_GET\_GPIO\_PARMS structure. The default value of a structure field is indicated following the field's description.

### Usage

#include "mt90503\_api.h"

### **Return Values**

MT90503ER\_GENERIC\_OK Indicates success

Also see Section "4.0 Return Codes" for non-successful codes.

Parameters

pmt90503\_api pointer to an API instance structure of the chip

**pget\_gpio\_parms** pointer to an MT90503\_GET\_GPIO\_PARMS structure. The user allocates this structure. The definitions of the structure's elements are listed below.

# 2.11.2.1 Structure MT90503\_GET\_GPIO\_PARMS

gpio_pin	MT90503_GPIO_INMO_A0 MT90503_GPIO_INMO_A1
	MT90503_GPIO_INMO_A14
	MT90503_GPIO_INMO_D8 MT90503_GPIO_INMO_D9
	MT90503_GPIO_INMO_D15
	MT90503_GPIO_PHYA_ALM MT90503_GPIO_PHYB_ALM

			MT90503_GPIO_PHYA_RX_LED MT90503_GPIO_PHYA_TX_LED MT90503_GPIO_PHYB_RX_LED MT90503_GPIO_PHYB_TX_LED
			MT90503_GPIO_TXA_DATA8 MT90503_GPIO_TXA_DATA9
			MT90503_GPIO_TXA_DATA15
			MT90503_GPIO_RXA_DATA8 MT90503_GPIO_RXA_DATA9
			MT90503_GPIO_RXA_DATA15
			MT90503_GPIO_TXB_DATA8 MT90503_GPIO_TXB_DATA9
			MT90503_GPIO_TXB_DATA15
			MT90503_GPIO_RXB_DATA8 MT90503_GPIO_RXB_DATA9
			MT90503_GPIO_RXB_DATA15
	Specifies the	pin to be sample	d.
	Direction:	IN	Type: ULONG
	Default:		MT90503_INVALID_GPIO
input_value			0 / 1
	The value currently received on gpio_pin.		
	Direction:	OUT	Type: ULONG
	Default:		0
rise			TRUE / FALSE
	If TRUE, the	pin has transition	ed from '0' to '1' since the last time this function was called.
	Direction:	OUT	Type: ULONG
	Default:		FALSE
fall			TRUE / FALSE
	If TRUE, the	pin has transition	ed from '1' to '0' since the last time this function was called.
	Direction:	OUT	Type: ULONG
	Default:		FALSE

# 2.12 Interrupt Functions

See Section "1.5 System Architecture" for the flow of interrupt treatment.

The interrupts are divided into five categories:

- Fatal indicates that the chip has encountered a fatal error, and must be reset to operate correctly once again.
- Data Error indicates that the chip has detected an error that leads to bad data integrity. The chip and all connections will continue to operate.
- Error indicates that the chip has detected an error that must be handled by the user application. There is no recovery required by the chip, the severity and or recovery, if any, can only be determined by the application.
- H100 Error indicates an error with the H100 bus clock or frame signals. If the bus is configured for recovery, it will happen automatically and these interrupts are informational. If auto recovery is not configured these errors flag a continuous data integrity disruption on all voice connections if it is indicated on the current master clock or frame signal.
- Alarm indicates that a buffer in the control memory is half-full, or the buffer has an element that has been pending for more than the specified amount of time. An example of such a buffer is the RX data cell FIFO. See the rx\_data\_cell\_fifo\_stale\_time, cas\_change\_fifo\_stale\_time and rx\_vc\_event\_fifo\_stale\_time parameters.
- API Sync this interrupt is used by the API to maintain synchronization with the chip. This is provided for information only and there is no user action required. If disabled the API ISR must be called a minimum of every 20 sec. to prevent complete loss of synchronization which can lead to system failure if the API attempts any operations against the device. (i.e. upon loss of synchronization, channels will remain open and functioning but the API will no longer be able to open or close channels without the risk of corrupting the chip.)

The category to which an interrupt belongs is indicated by the interrupt's name's prefix.

The behavior of all of the chip's interrupts can be configured independently. An interrupt can be enabled or disabled. In the case where an interrupt is enabled, the interrupt can behave in one of three ways once it is active. The interrupt can remain active and will not be reset by the APIISR. The interrupt can be kept enabled and be reset immediately by the APIISR. Or, the interrupt can be reset and temporarily disabled by the APIISR. See **5.1.2 Interrupt Configuration Parameters**.

For the alarms, an additional interrupt configuration mode exists. The interrupt can be disabled, and the servicing of the FIFO to which the alarm is tied can also be disabled. That is, the APIISR will not service the FIFO, regardless of the state of the FIFO.

# 2.12.1 mt90503\_interrupt\_service\_routine

It is to be called by the user provided function mt90503\_access\_apiisr to service interrupts. This function lies in the APIISR code entity (see **Section "1.5 System Architecture"**). Because this function can be called by both the OS ISR and the API code entity, accesses to the function must be serialized. This function will take the appropriate action to treat any active interrupts when called by the OS ISR.

All interrupts are enabled by the user via the mt90503\_open function call. Disabled interrupts are still serviced by this routine but they will not generate a hardware interrupt on the interrupt pin of the device.

If the user wants to create an entirely polled system, all interrupts can be set to "disabled" and the user becomes responsible for calling this routine often enough for proper operation of the device.

This function will reset all conditions causing the interrupt such that the interrupt pin typically will be inactive when it returns.

The mt90503\_interrupt\_service\_routine\_def function can be used by the OS ISR to request typical APIISR operation. The function will insert the appropriate values into the fields of the MT90503\_INT\_STRUCT structure.

#### Usage

MT90503\_INSTANCE\_APIISR\* pmt90503\_apiisr, MT90503\_INT\_STRUCT\* pint\_strct );

#### Parameters

pmt90503\_apiisr a pointer to the MT90503\_INSTANCE\_APIISR structure of the chip to be serviced.

**pint\_strct** a structure indicating the type of servicing to be performed. The parameter is used to differentiate between OS ISR calls and various API calls to this function. The API may need to perform tasks which are normally performed by the interrupt service routine. For example, the API may need to empty the chip's RX data cell FIFO. Or, the API may need a resource which is kept in the APIISR instance structure (for example, retrieving a data cell from the software FIFO). Thus, this parameter permits the API to force certain operations to be performed by the ISR. Other parameters within the structure are used to provide information needed by the API ISR to perform an operation. These parameters are only used by the API code entity. The definitions of the structure's elements are supplied below.

# 2.12.1.1 Structure MT90503\_INT\_STRUCT

The structure is composed of two sub-structures. The first is the structure used by the API to access the APIISR block via a communication pipe (see **Section "3.3.1 mt90503\_access\_apiisr"**). The second is used to retrieve indications, from the APIISR block, of events which were flagged by the chip.

ppipe_strct	MT90503_PIPE_STRUCT		
	See Section "3.3.1.1 Structure MT90503_PIPE_STRUCT".		
	Direction:	IN/IO	Type: POINTER
	Default:		NULL
pint_flags	MT90503_INT_FLAGS		
		structure indicati 90503_INT_FLA	ing the events flagged by the chip. See Section "2.12.1.2 GS".
	Direction:	IN, IN/IO	Type: POINTER
	Default:		NULL

# 2.12.1.2 Structure MT90503\_INT\_FLAGS

Default:

The following parameters indicate what events were detected during the operation of the ISR. All events in the list below are evaluated during every call of the ISR, with the exception of the clk recovery events. Because each clock recovery buffer, A and B, can be configured to support either adaptive or SRTS clock recovery methods, events are supplied for both. However, only one event can be set per buffer depending on the configuration of that buffer.

fatal_general			TRUE / FALSE
If TRUE an internal fatal chip e			ror has been detected.
	Direction:	OUT	Type: ULONG
	Default:		FALSE
fatal_cmem_parity	,		TRUE / FALSE
	If TRUE a parity	y error has been	detected on the control memory interface.
	Direction:	OUT	Type: ULONG
	Default:		FALSE
data_err_dmem_p	arity		TRUE / FALSE
	If TRUE a parit	y error has been	detected on the data memory interface.
	Direction:	OUT	Type: ULONG
	Default:		FALSE
data_err_utopia_parity_a			TRUE / FALSE
	If TRUE a parity	y error has been	detected on the receive direction of UTOPIA port A.
	Direction:	OUT	Type: ULONG
	Default:		FALSE
data_err_utopia_parity_b			TRUE / FALSE
	If TRUE a parity	y error has been	detected on the receive direction of UTOPIA port B.
	Direction:	OUT	Type: ULONG
	Default:		FALSE
data_err_utopia_p	arity_c		TRUE / FALSE
	If TRUE a parity	y error has been	detected on the receive direction of UTOPIA port C.
	Direction:	OUT	Type: ULONG
	Default:		FALSE
data_err_scheduler_bw			TRUE / FALSE
	configuration h treat. The whe	as caused more el mappings wou	run out of bandwidth. This indicates that the current wheel e events to complete within one frame than the TXSAR can uld need to be modified to avoid future occurrences. The chip schedulers will have skipped some frames.
	Direction:	OUT	Type: ULONG

FALSE

			MT90503	API User Guide
error_phy_alarm_	_a		TRUE / FALSE	
	If TRUE PHY	device A has g	generated an alarm via the phya_alm p	in.
	Direction:	OUT	Type: ULONG	
	Default:		FALSE	
error_phy_alarm_	_b		TRUE / FALSE	
	If TRUE PHY	B device has g	generated an alarm via the phyb_alm p	in.
	Direction:	OUT	Type: ULONG	
	Default:		FALSE	
error_rxsar_cell_	loss		TRUE / FALSE	
		n one or many lule due to an c	cells have been lost at the internal overflow.	RX SAR cell FIFO of the
	Direction:	OUT	Type: ULONG	
	Default:		FALSE	
error_txa_cell_los	SS		TRUE / FALSE	
		one or many o o an overflow.	cells have been lost at the internal TX	A cell FIFO of the UTOPIA
	Direction:	OUT	Type: ULONG	
	Default:		FALSE	
error_txb_cell_los	SS		TRUE / FALSE	
		one or many o o an overflow.	cells have been lost at the internal TX	B cell FIFO of the UTOPIA
	Direction:	OUT	Type: ULONG	
	Default:		FALSE	
error_txc_cell_los	SS		TRUE / FALSE	
		one or many o o an overflow.	cells have been lost at the internal TX	C cell FIFO of the UTOPIA
	Direction:	OUT	Type: ULONG	
	Default:		FALSE	
error_cas_chang	e_fifo		TRUE / FALSE	
			message FIFO in the external contro messages to be lost.	l memory has overflowed,
	Direction:	OUT	Type: ULONG	
	Default:		FALSE	
error_data_cell_fi	ifo		TRUE / FALSE	
	If TRUE the l data cells to l		FO in the external control memory has	overflowed, causing some

TRUE / FALSE

Direction:	OUT	Type: ULONG
Default:		FALSE

error\_vc\_event\_fifo

If TRUE the RX VC event FIFO in the external control memory has overflowed, causing some statistics to not be updated.

adan fifa		
Default:		FALSE
Direction:	OUT	Type: ULONG

#### error\_clk\_recov\_a\_adap\_fifo TRUE / FALSE

If TRUE the clock recovery A FIFO in the external control memory has overflowed, causing some clock recovery points to be lost. This event will never be set if clock recovery A FIFO is configured to contain SRTS points.

Direction:	OUT	Type: ULONG
Default:		FALSE
error_clk_recov_a_remote_fifo	TRUE / FALSE	

If TRUE the clock recovery A FIFO in the external control memory has overflowed, causing some clock recovery points to be lost. This event will never be set if clock recovery A FIFO is configured to contain adaptive points.

Direction:	OUT	Type: ULONG
Default:		FALSE
error_clk_recov_a_local_fifo		TRUE / FALSE

If TRUE the clock recovery A FIFO in the external control memory has overflowed, causing some clock recovery points to be lost. This event will never be set if clock recovery A FIFO is configured to contain adaptive points.

	Direction:	OUT	Type: ULONG	
	Default:		FALSE	
error_clk_recov_b	_adap_fifo		see error_clk_recov_b_adap_fifo	
	Default:		FALSE	
error_clk_recov_b	_remote_fifo		see error_clk_recov_b_remote_fifo	
	Default:		FALSE	
error_clk_recov_b	_local_fifo		see error_clk_recov_b_local_fifo	
	Default:		FALSE	
h100_error_clk_a			TRUE / FALSE	
If TRUE the clock CT_C8_A is r		ck CT_C8_A is r	not behaving in accordance to the H100 specification.	
	Direction:	OUT	Type: ULONG	
	Default:		FALSE	
h100_error_clk_b			TRUE / FALSE	

If TRUE the clock CT\_C8\_B is not behaving in accordance to the H100 specification.

TRUE / FALSE

TRUE / FALSE

Direction:	OUT	Type: ULONG
Default:		FALSE

#### h100\_error\_frame\_a

If TRUE the clock CT\_FRAME\_A is not behaving in accordance to the H100 specification.

Direction:	OUT	Type: ULONG
Default:		FALSE

#### h100\_error\_frame\_b

If TRUE the clock CT\_FRAME\_B is not behaving in accordance to the H100 specification.

Direction:	OUT	Type: ULONG
Default:		FALSE

#### alarm\_cas\_change\_fifo

TRUE / FALSE

If TRUE the CAS change FIFO has reached half of its fill, or a CAS change message has been pending in the external control memory for more than X  $\mu$ s since the last CAS change message was retrieved, The amount of time (X) is specified at startup in the parameter cas\_change\_fifo\_stale\_time.

Direction:	OUT	Type: ULONG
Default:		FALSE

#### alarm\_data\_cell\_fifo

If TRUE the RX data cell FIFO has reached half of its fill, or a data cell has been pending in the external control memory for more than X  $\mu$ s since the last data cell was retrieved, The amount of time (X) is specified at startup in the parameter rx\_data\_cell\_fifo\_stale\_time.

Direction:	OUT	Type: ULONG
------------	-----	-------------

#### alarm\_rx\_vc\_event\_fifo

TRUE / FALSE

TRUE / FALSE

If TRUE the RX VC event FIFO has reached half of its fill, or such an event has been pending in the external control memory for more than X  $\mu$ s since the last event was retrieved. The amount of time (X) is specified at startup in the parameter rx\_vc\_event\_fifo\_stale\_time. These events are serviced by the API to maintain statistics of the VCs that can be obtained by calls to the various statistics routines.

Direction:	OUT	Type: ULONG
Default:		FALSE
alarm_clk_recov_a_adap_fifo	TRUE / FALSE	

# If TRUE the clock recovery A FIFO has reached half of its fill. This event will never be set if clock recovery A FIFO is configured to contain SRTS points.

Direction: OUT Type: ULONG Default: FALSE

#### alarm\_clk\_recov\_a\_remote\_fifo TRUE / FALSE If TRUE the clock recovery A FIFO has reached half of its fill. This event will never be set if clock recovery A FIFO is configured to contain adaptive points. Type: ULONG Direction: OUT FALSE Default: alarm\_clk\_recov\_a\_local\_fifo TRUE / FALSE If TRUE the clock recovery A FIFO has reached half of its fill. This event will never be set if clock recovery A FIFO is configured to contain adaptive points. OUT Direction: Type: ULONG Default: FALSE alarm\_clk\_recov\_b\_adap\_fifo see alarm\_clk\_recov\_a\_adap\_fifo Default: FALSE alarm\_clk\_recov\_b\_remote\_fifo see alarm\_clk\_recov\_a\_remote\_fifo Default: FALSE alarm\_clk\_recov\_b\_local\_fifo see alarm\_clk\_recov\_a\_local\_fifo Default: FALSE TRUE / FALSE alarm\_cut\_vcs\_detected If TRUE then there is at least one open CBR VC which is considered cut (i.e. no cells have been received on VC for more than the specified time). The function mt90503 get\_handle\_list can be called to determine which VCs are cut. This alarm will not generate an interrupt. The alarm is flagged, however, when the VC statistics are polled (i.e. a call to mt90503\_poll\_vc\_stats). Direction: OUT Type: ULONG FALSE Default: TRUE / FALSE api\_sync If TRUE the chip interrupted for purposes of maintaining synchronization with the API. Direction: OUT Type: ULONG FALSE Default:

#### 2.12.2 mt90503\_mask\_interrupt

This function is to be used by the operating system's interrupt service routine. This function disables the chip's interrupt pin. When the chip generates an interrupt, the OS starts its interrupt service routine (see **Section "1.5 System Architecture"**). The API's ISR must be called to treat the interrupt. Either the OS calls the API's ISR directly from its ISR, or it defers the treatment of the ISR to a later time, and at a lower CPU priority level. In the latter case, the interrupt pin of the chip must be disabled until the current interrupt has been treated. This function serves this purpose. The function first performs a read to the chip's interrupt register to determine if the chip is the source of the interrupt (many devices can share the same interrupt line). If the chip is the source of the interrupt, the function performs a single write to the chip's interrupt register, which disables the interrupt pins from generating another interrupt for up to 16 ms. After the disable timer has expired the interrupt pin will function normally. If the conditions causing the original interrupt still exist or a new event has occurred, the chip will interrupt immediately

when the timer expires. The API's ISR will re-enable the interrupt pin when it completes allowing new interrupts to occur in potentially less than 16ms.

The mt90503\_mask\_interrupt\_def function inserts default values into the MT90503\_MASK\_INT\_PARMS structure. The default value of a structure field is indicated following the field's description.

#### Usage

#include "mt90503\_apimi.h"

ULONG mt90503\_mask\_interrupt\_def(MT90503\_MASK\_INT\_PARMS\* pmask\_int\_parms );

ULONG mt90503\_mask\_interrupt( MT90503\_MASK\_INT\_PARMS\* pmask\_int\_parms );

#### **Return Values**

MT90503ER\_GENERIC\_OK

Indicates success.

MT90503ER\_INT\_NOT\_ACTIVE Indicates that the interrupt of the pin was not active.

MT90503ER\_INT\_RW\_ERROR Indicates that an error occurred while trying to read from / write to the chip.

#### Parameters

pmask\_int\_parms pointer to an MT90503\_MASK\_INT\_PARMS structure. The definitions of the structure's elements are listed below.

#### 2.12.2.1 Structure MT90503\_MASK\_INT\_PARMS

user\_chip\_number

0 – ??

The chip identifier parameter provided to the mt90503\_open function. (see **Section "1.5 System Architecture"**).

Direction:INType: ULONGDefault:UNDEFINED

#### 2.12.3 mt90503\_configure\_interrupts

This function is used to change the current configuration of interrupt servicing. Before calling this function the mt90503\_configure\_interrupts\_def function should be called. This function will insert the current interrupt configuration into the MT90503\_CONF\_INTERRUPTS structure. From this, only the fields corresponding to the desired interrupts need be changed.

#### Usage

#### Parameters

**pmt90503\_api** pointer to the MT90503\_INSTANCE\_API structure of the chip for which the interrupts are to be reconfigured.

pconf\_interrupts pointer to an interrupt configuration structure. See **5.3 Structure** MT90503\_CONF\_INTERRUPTS.

### 2.13 Polling Functions

These functions are called periodically by the user application. They are used to update and extend statistics counters in the chip. Thus, these functions must be called regularly to not allow the counters to wrap and lead to bad extended statistics counters.

# 2.13.1 mt90503\_poll\_chip\_stats

This function is to be called by the user to update the internal extended copy of the chip counters. The extended counters must be updated on a regular basis so to not allow the chip counters to wrap.

The maximum allowable time between two calls to this function is 20 s. If this maximum time is exceeded an error will be returned by the function.

The statistics can be reset via the reset\_statistics parameter.

The mt90503\_poll\_chip\_stats\_def function inserts default values into the fields of the MT90503\_POLL\_CHIP\_STATS structure. The default value of a structure field is indicated below the field's description.

#### Usage

#include "mt90503\_api.h"

```
ULONG mt90503_poll_chip_stats_def( MT90503_INSTANCE_API* pmt90503_api,
MT90503_POLL_CHIP_STATS *ppoll_chip );
```

```
ULONG mt90503_poll_chip_stats( MT90503_INSTANCE_API* pmt90503_api,
MT90503_POLL_CHIP_STATS *ppoll_chip );
```

#### **Return Values**

MT90503ER\_GENERIC\_OK Indicates success

Also see Section "4.0 Return Codes" for non-successful codes.

#### Parameters

res

- **pmt90503\_api** a pointer to the MT90503\_INSTANCE\_API structure of the chip for which the stats are to be polled.
- **ppoll\_chip** a pointer to a chip statistics poll structure. The definitions of the elements of the structure are provided below.

# 2.13.1.1 Structure MT90503\_POLL\_CHIP\_STATS

set_statistics			TRUE / FALSE
	Resets the g	lobal chip sta	atistics counters.
	Direction:	IN	Type: ULONG
	Default:		FALSE

# 2.13.2 mt90503\_poll\_vc\_stats

This function is to be called by the user to update the internal extended copy of the statistics counters for each CBR VC, and to monitor the current VC CDV. The extended counters must be updated on a regular basis to not allow the chip counters to wrap. If the counters wrap, the statistics become invalid. However, this has no other effect on the operation of the device. The rate at which VC stats must be polled to avoid losing counts is dependent on the amount of activity on a given VC.

The statistics of each VC can be reset via the reset\_statistics parameter. If the function is called with this parameter set to TRUE then the statistics of all VCs are reset.

This function will update only the statistics of max\_vc number of VCs during a call to limit the amount of processor resources required. The VCs for which the statistics are updated depend on the time elapsed between two calls to the function. The function can only update the statistics for max\_vcs number of VCs during a call (when less VCs are open than max\_vcs, only those will be serviced).

The mt90503\_poll\_vc\_stats\_def function inserts default values into the fields of the MT90503\_POLL\_VC\_STATS structure. The default value of a structure field is indicated below the field's description.

#### Usage

#include "mt90503\_api.h"

ULONG mt90503\_poll\_vc\_stats( MT90503\_INSTANCE\_API\* pmt90503\_api, MT90503\_POLL\_VCS\_STATS \*ppoll\_vcs );

#### **Return Values**

MT90503ER_GENERIC_OK	Indicates success
----------------------	-------------------

Also see Section "4.0 Return Codes" for non-successful codes.

#### Parameters

- **pmt90503\_api** a pointer to the MT90503\_INSTANCE\_API structure of the chip on which the VC stats are to be polled.
- **ppoll\_vcs** a pointer to a VC statistics poll structure. The definitions of the elements of the structure are provided below.

#### 2.13.2.1 Structure MT90503\_POLL\_VCS\_STATS

reset_statistics			TRUE / FALSE	
	Resets the stat	tistics counters o	f all CBR VCs.	
	Direction:	IN	Type: ULONG	
	Default:		FALSE	
max_vcs			0 - 2048	
			for which the statistics will be updated during one call to this than the number of CBR VCs opened, it will be reduced to that	
	Direction:	IN	Type: ULONG	
Default:			2048	

# 3.0 User Supplied Function Descriptions

The API functions make all accesses to the physical device through user supplied functions. This gives the user full control over how accesses to the device are accomplished in any given implementation. In order to write these access routines specific implementation details of the device are given here.

Details to be supplied.

The performance of the CPU accesses depends on the **cache\_cpu\_accesses** parameter of the MT90503\_CONF structure. This parameter is provided to the **mt90503\_open** function call at start up. If this parameter is set to TRUE then no caching of the CPU accesses will be done in the chip. This results in a higher average access time, but a lower worst-case access time. If the parameter is set to FALSE, then the CPU accesses are cached.

#### 3.1 Write Functions

#### 3.1.1 mt90503\_driver\_write\_api, \_apiisr, \_osisr

Performs a single word write to the chip. Any error returned by this function is considered a fatal error. Two or three versions of the function are needed because the function may be accessed from two or three different software layers depending on the user system architecture, See **Section "1.5 System Architecture".** Thus, each function must have a different name, but the functionality remains identical.

#### Usage

#include "mt90503\_apiud.h"

#### **Return Values**

MT90503ER\_GENERIC\_OK Indicates success

MT90503ER\_DRIVER\_WRITE\_FAILED

return values from 0xFFFF0000-0xFFFF000F are reserved for write routine return values. This return value will be passed to by the API function to the calling user routine. Any error returned by this function is considered a fatal error.

#### Parameters

- user\_chip\_number The chip identifier parameter provided to the mt90503\_open function. (see Section "1.5 System Architecture").
- **pwrite\_parms** pointer to an MT90503\_WRITE\_PARMS structure. The definitions of the structure's elements are listed below.

#### 3.1.1.1 Structure MT90503\_WRITE\_PARMS

#### write\_address

0 – 0x007FFFFE

Start address of the word access. This is a byte address that always points to words and must be even.

Direction: IN Type: ULONG

	Default:		0
write_data			16 bit field
	The word to be	written.	
	Direction:	IN	Type: ULONG
	Default:		0

#### 3.1.2 mt90503\_driver\_write\_smear\_api, \_apiisr, osisr

Performs a write of a data word to multiple addresses of the chip. Any error returned by this function is considered a fatal error. Two or three versions of the function are needed because the function may be accessed from two or three different software layers depending on the user system architecture, See **Section "1.5 System Architecture"** Thus, each function must have a different name, but the functionality remains identical.

#### Usage

#include "mt90503\_apiud.h"

#### **Return Values**

MT90503ER\_GENERIC\_OK Indicates success

MT90503ER\_DRIVER\_WRITE\_FAILED

return values from 0xFFFF0000-0xFFFF000F are reserved for write routine return values. This return value will be passed to by the API function to the calling user routine. Any error returned by this function is considered a fatal error.

#### **Parameters**

user\_chip\_number

The chip identifier parameter provided to the mt90503\_open function. (see Section "1.5 System Architecture").

#### pwrite\_smear\_parms

pointer to an MT90503\_WRITE\_SMEAR\_PARMS structure. The definitions of the structure's elements are listed below.

#### 3.1.2.1 Structure MT90503\_WRITE\_SMEAR\_PARMS

#### write\_address

0 – 0x007FFFFE

Start address of the writes. This is a byte address that always points to words and must be even. This is the address of the first location to write to. For each subsequent word the address is incremented by two.

Direction: IN Type: ULONG

Default:

86 Zarlink Semiconductor Inc.

0

write_data			16 bit field
	The word to be	e written.	
	Direction:	IN	Type: ULONG
	Default:		0
auto_parity			TRUE / FALSE
	When true the <b>write_parity</b> p		ructure which can generate parity automatically. If TRUE the
	Direction:	IN	Type: ULONG
	Default:		FALSE
write_parity			2 bit field
	The parity bits required (see a		his buffer contains the parity bits to be written with the word if
	Direction:	IN	Type: ULONG
	Default:		0
write_length			1 – ??
	The number of	locations to writ	e the data to. (length in words).
	Direction:	IN	Type: ULONG
	Default:		0
we			2 bit field
			oplied to every write. This is a two-bit field. Bit 1 enables the word, and bit 0 enables LSB byte. The enables are active high.
	Direction:	IN	Type: ULONG
	Default:		0

# 3.2 Read Functions

#### 3.2.1 mt90503\_driver\_read\_api, \_apiisr, \_osisr

Performs a single word read from the chip. Any error returned by this function is considered a fatal error. Two or three versions of the function are needed because the function may be accessed from two or three different software layers depending on the user system architecture, See **Section "1.5 System Architecture".** Thus, each function must have a different name, but the functionality remains identical.

#### Usage

#### **Return Values**

MT90503ER\_GENERIC\_OK Indicates success

MT90503ER\_DRIVER\_READ\_FAILED

return values from 0xFFFF0010-0xFFFF001F are reserved for read routine return values. This return value will be passed to by the API function to the calling user routine. Any error returned by this function is considered a fatal error.

#### Parameters

user\_chip\_number The chip identifier parameter provided to the mt90503\_open function. (see Section "1.5 System Architecture").

**pread\_parms** pointer to an MT90503\_READ\_PARMS structure. The definitions of the structure's elements are listed below.

#### 3.2.1.1 Structure MT90503\_READ\_PARMS

#### read\_address

pread data

0 – 0x007FFFFE

Start address of the read. This is a byte address that always points to words and must be even. This is the address of the word to be read.

Direction:	IN	Type: ULONG
Default:		0
Pointer to a sin	gle ULONG to re	eceive the read data.
Direction:	IN/OUT	Type: POINTER

Default: NULL

#### 3.2.2 mt90503\_driver\_read\_burst\_api, \_apiisr, \_osisr

Performs a burst of reads from the chip. Any error returned by this function is considered a fatal error. Two or three versions of the function are needed because the function may be accessed from two or three different software layers depending on the user system architecture, See **Section "1.5 System Architecture".** Thus, each function must have a different name, but the functionality remains identical.

#### Usage

#### **Return Values**

MT90503ER\_GENERIC\_OK

Indicates success

MT90503ER\_DRIVER\_READ\_FAILED

return values from 0xFFFF0010-0xFFFF001F are reserved for read routine return values. This return value will be passed to by the API function to the calling user routine. Any error returned by this function is considered a fatal error.

#### Parameters

user\_chip\_number The chip identifier parameter provided to the mt90503\_open function. (see Section "1.5 System Architecture").

pread\_burst\_parmspointer to an MT90503\_READ\_BURST\_PARMS structure. The definitions of the structure's elements are listed below.

#### 3.2.2.1 Structure MT90503\_READ\_BURST\_PARMS

read_address			0 – 0x007FFFFE
	Start address of the burst. This is a byte address that always points to words and must be even. This is the address of the first word in the burst. For each subsequent word the address is incremented by two.		
	Direction:	IN	Type: ULONG
	Default:		0
pread_data	Pointer to a list of ULONGs to receive the read data. Each element is one word.		
	Direction:	IN/OUT	Type: POINTER
	Default:		NULL
read_length			1 – ??
	Length of the <b>pread_data</b> (burst length in words).		
	Direction:	IN	Type: ULONG
	Default:		0

#### 3.2.3 mt90503\_driver\_read\_debug\_api, \_apiisr, \_osisr

Performs a burst of reads from the chip with parity. Any error returned by this function is considered a fatal error. Two or three versions of the function are needed because the function may be accessed from two or three different software layers depending on the user system architecture, See **Section "1.5 System Architecture".** Thus, each function must have a different name, but the functionality remains identical.

#### Usage

#### **Return Values**

MT90503ER\_GENERIC\_OK Indicates success

MT90503ER\_DRIVER\_READ\_FAILED

return values from 0xFFFF0010-0xFFFF001F are reserved for read routine return values. This return value will be passed to by the API function to the calling user routine. Any error returned by this function is considered a fatal error.

#### Parameters

#### user\_chip\_number

The chip identifier parameter provided to the mt90503\_open function. (see Section "1.5 System Architecture").

#### pread\_debug\_parms

pointer to an MT90503\_READ\_DEBUG\_PARMS structure. The definitions of the structure's elements are listed below.

#### 3.2.3.1 Structure MT90503\_READ\_DEBUG\_PARMS

#### 0 - 0x007FFFFE read\_address Start address of the burst. This is a byte address that always points to words and must be even. This is the address of the first word in the burst. For each subsequent word the address is incremented by two. Direction: IN Type: ULONG 0 Default: pread\_data Pointer to a list of ULONGs to receive the read data. Each element is one word. Direction: IN/OUT Type: POINTER Default: NULL Pointer to a list of ULONGs to receive the associated parity of each word. Each element is 2 pread\_parity bits where the most significant bit is the parity of the associated word's most significant byte. IN/OUT Direction: Type: POINTER Default: NULL 1 - ??read\_length Length of the pread\_data and pread\_parity buffers (burst length in words). Direction: IN Type: ULONG Default: 0

#### 3.3 Interrupt Service Routine Called From API

The system architecture is depicted in **Section "1.5 System Architecture"**. As illustrated, the API's interrupt service routine can be accessed by both the OS's interrupt service routine or deferred procedure call, and other functions within the API.

#### 3.3.1 mt90503\_access\_apiisr

Because the API's ISR is accessed by the OS in kernel space (in the case of the embedded system), the code for the API's ISR must lie in the kernel's space. However, the API in the user's space must also have access to the API's ISR. This routine serves as the bridge for the API from user space to kernel space.

The API calls this function, and passes to it a chip number (user\_chip\_number) and a pointer to a structure (ppipe\_strct). This structure must be passed to the interrupt service routine, along with the pointer to the APIISR structure corresponding to the chip number provided. The APIISR instance structure pointer, can be retrieved from an instance structure pointer array maintained by the user, using the chip number as the index. For the structure passed via the pointer pint\_strct, one of two actions must be taken:

- If the API's ISR is located in user space, then the memory pointed to by ppipe\_strct is accessible, and the
  pointer can be passed directly.
- If the API's ISR is located in kernel space, then the memory pointed to by ppipe\_strct is inaccessible because it points to memory in the user space. In this case, the contents of the structure are copied into a new kernel-space memory buffer. The pointer to this new buffer is passed to the interrupt service routine.

The definitions of the contents of the structure pointed to by pint\_strct are provided in **Section "2.11.1.1 Structure MT90503\_SET\_GPIO\_PARMS"**. Within the MT90503\_INT\_STRUCT structure is a void pointer pint\_buf. This pointer points to a buffer of contiguous memory. The size of the buffer is indicated by pipe\_buf\_size (in bytes). The contents of this buffer must also be passed (copied if necessary) to the interrupt service routine.

Before the function terminates, the contents of the kernel space buffer must be copied back to the user space buffer passed to this function.

Some sample code implementing this piping mechanism follows:

```
ULONG mt90503 access apiisr( ULONG user chip number,
                  MT90503_PIPE_STRUCT* puser_pipe_strct)
{
  MT90503_INSTANCE_APIISR*
                              pmt90503_apiisr;
  MT90503 PIPE STRUCT
                              kernel_pipe_strct;
  void*
                              puser_int_buf;
   . . .
  // Copy the contents of the structure if the interrupt service routine
  // is located inkernel space.
  memcpy(&kernel_pipe_strct, puser_pipe_strct,
                        sizeof(MT90503_PIPE_STRUCT));
  // Copy the contents of the buffer pointer within the structure if the
  // API's ISR is located in kernel space.
  if (puser_pipe_strct->ppipe_buf_size > 0)
   {
            kernel_pipe_strct.ppipe_buf = malloc(puser_pipe_strct->ppipe_buf_size);
            memcpy(kernel_pipe_strct.ppipe_buf,
                  puser_pipe_strct->ppipe_buf,
                  puser_pipe_strct->ppipe_buf_size);
   }
   . . .
   // Select the corresponding APIISR instance structure according to chip number.
  pmt90503_apiisr = user_pointer_array[user_chip_number];
   // Call the serialization function. This function will then call the API's ISR.
  apiisr_serialization(pmt90503_apiisr, pkernel_pipe_buf);
```

Once the buffers are copied, the mt90503\_serialize\_interrupt\_service\_routine function must be called, which in turn calls the API's ISR. See **Section "1.5 System Architecture"**.

#### Usage

}

#include "mt90503\_apiud.h"

#### **Parameters**

user\_chip\_number The chip identifier parameter provided to the mt90503\_open function. (see Section "1.5 System Architecture")

**ppipe\_strct** Pointer to an **MT90503\_PIPE\_STRUCT** structure indicating what servicing is to be performed by the APIISR. The definitions of the structure's fields are provided below.

#### 3.3.1.1 Structure MT90503\_PIPE\_STRUCT

The following parameters are used to determine what operations are to be performed by the API's ISR.

isr_type			MT90503_ISR_TYPE_NORMAL
	Must be set to	MT90503_ISR_	TYPE_NORMAL by the OS ISR calling this function.
	Direction:	IN	Type: ULONG
	Default:		MT90503_ISR_TYPE_NORMAL
result	This field is used by the APIISR block to return the error code of the functions performed due to this pipe message. This field is set to MT90503ER_GENERIC_OK if no er occurred.		
	Direction:	OUT	Type: ULONG
	Default:		MT90503ER_GENERIC_OK
ppipe_buf	the operations	indicated by the	signed 8-bit fields) used by the APIISR code entity to perform isr_type parameter. The pointer points to a block of contiguous y used if isr_type is not set to MT90503_ISR_TYPE_NORMAL.
	Direction:	IN, IN/IO	Type: POINTER

	Default:		NULL
pipe_buf_size			0 – ??
	Indicates the n	umber of bytes p	pointed to by ppipe_buf.
	Direction:	IN	Type: ULONG
	Default:		0

#### 4.0 Return Codes

The description for error return codes can be found in the mt90503\_def.h file of the API release.

Errors in the range 0x1000-0x1FFF indicate the API software has detected an internal fatal error. These errors should be reported to the vendor for resolution.

#### 5.0 Configuration Structures

#### 5.1 Structure MT90503\_CONF

Default:

#### 5.1.1 General Parameters

#### user chip number

identifier

This number is carried down to the user-supplied read/write routines to distinguish which chip the API is servicing. This can be used as an array index of the chip to be serviced to retrieve the correct instance pointer. If only one chip is being serviced by the API, then this parameter can be ignored. See **Section "1.5 System Architecture"**.

Direction:	IN	Type: ULONG
Default:		UNDEFINED
		1 – 2048
The meyimum	number of C	DD V/Ca that this

The maximum number of CBR VCs that this chip instance will open concurrently. This parameter is used for optimizing structure sizes.

Direction:	IN	Type: ULONG

2048

1 - ??

max\_data\_vc\_a

max\_cbr\_vc

The maximum number of data VCs that this chip instance will open concurrently on port A. This parameter is used for optimizing structure sizes. The maximum number of data VCs which can be opened on port A is determined by the number of bits used for header concatenation by the LUT. The maximum number is determined as follows:

max data vcs = 2<sup>(u\_rxa\_lut\_index\_vpi\_bits + u\_rxa\_lut\_index\_vci\_bits)</sup>.

See parameters **u\_rxa\_lut\_index\_vpi\_bits** and **u\_rxa\_lut\_index\_vci\_bits**.

Direction: IN Type: ULONG

Default: 128

max_data_vc_b			1 – ??	
	This paramete which can be	er is used for op opened on po	a VCs that this chip instance will open concurrently on port B. otimizing structure sizes. The maximum number of data VCs ort B is determined by the number of bits used for header maximum number is determined as follows:	
		max_data_vcs	= 2 <sup>(u_rxb_lut_index_vpi_bits + u_rxb_lut_index_vci_bits)</sup> .	
	See parameter	rs u_rxb_lut_ind	dex_vpi_bits and u_rxb_lut_index_vci_bits.	
	Direction:	IN	Type: ULONG	
	Default:		128	
max_data_vc_c			1 – ??	
	This paramete which can be	er is used for op opened on po	a VCs that this chip instance will open concurrently on port C. otimizing structure sizes. The maximum number of data VCs ort C is determined by the number of bits used for header maximum number is determined as follows:	
		max_data_vcs	= 2 <sup>(u_rxc_lut_index_vpi_bits + u_rxc_lut_index_vci_bits)</sup> .	
	See parameter	rs u_rxc_lut_ind	dex_vpi_bits and u_rxc_lut_index_vci_bits.	
	Direction:	IN	Type: ULONG	
	Default:		128	
max_stream			{4, 8, 16, 32}	
	concurrently. This parameter is When less than 32 streams are		00 streams that this chip instance will allocate timeslots on a used to allow the device to operate at lower clock frequencies. re specified, the most significant streams are remove first. For $ct_d[3:0]$ streams are used only.	
	Direction:	IN	Type: ULONG	
	Default:		32	
tx_data_buffer_si	ze		4 – 16384	
	buffer is filled bandwidth is mt90503_sen	l by the <b>mt905</b> available on d_data_cell SEND_DATA_CI	buffer contained in SSRAM (in units of one cell). The TX data 03_send_data_cell function and emptied by the device as the required UTOPIA port. If this buffer is full the function will return an ELL_BUFFER_FULL result. This parameter is used for	
	Direction:	IN	Type: ULONG	
	Default:		32	
rx_data_buffer_si	rx_data_buffer_size		4 – 16384	
	buffer is filled I interrupt when during interrup to the CPU int	by received cells the buffer is ½ t servicing. The erface are exped	uffer contained in SSRAM (in units of one cell). The RX data cell is that are routed to the CPU interface. The device will assert an full and the API will transfer the cells to the soft RX data buffer required size is determined by the maximum rate cells destined cted to be received and the amount of time after the interrupt is of service routine is called by the user software. If this buffer	

overflows cells will be dropped and the **rx\_data\_buffer\_overflow** parameter will be set in the MT90503\_CHIP\_STATS structure returned by the function **mt90503\_get\_chip\_statistics**. This parameter is used for optimizing structure sizes.

Direction:	IN	Type: ULONG
------------	----	-------------

Default: 128

#### soft\_rx\_data\_buffer\_size 4 – 16384

The required size of the soft RX data buffer contained in program memory in cells. The soft RX data buffer is filled from the RX data buffer in SSRAM by the API interrupt service routine and emptied by user calls to the mt90503\_receive\_data\_cell function. The required size of the buffer is determined by the rate cells destined to the CPU interface are expected to be received and the frequency of user software removing cells from the buffer. If this buffer overflows, cells will be dropped and the soft rx data buffer overflow parameter will be set MT90503\_CHIP\_STATS the structure returned bv the function in mt90503\_get\_chip\_statistics. This parameter is used for optimizing structure sizes. This soft buffer must be at least as large as the buffer in the device (soft\_rx\_data\_buffer\_size >= rx\_data\_buffer\_size)

Direction:	IN	Type: ULONG

Default: 1024

#### cas\_data\_buffer\_size

The required size of CAS data buffer contained in SSRAM in CAS change events. The CAS change buffer is filled by CAS change events that occur on open channels. The device will assert an interrupt when the buffer is ½ full and the API will transfer the events to the soft CAS data buffer during interrupt servicing. The required size is determined by the maximum rate of CAS change events expected and the amount of time after the interrupt is asserted until the API interrupt service routine is called by the user software. If this buffer overflows CAS change events will be dropped and the **cas\_data\_buffer\_overflow** parameter will be set in the MT90503\_CHIP\_STATS structure returned by the function **mt90503\_get\_chip\_statistics**. This parameter is used for optimizing structure sizes.

4 - 16384

Direction:	IN	Type: ULONG
------------	----	-------------

Default:	256
----------	-----

#### soft\_cas\_data\_buffer\_size

The required size of the soft CAS data buffer contained in program memory in CAS change events. The soft CAS data buffer is filled from the CAS change event data buffer in SSRAM by the API interrupt service routine and emptied by user calls to the **mt90503\_get\_cas\_change** function. The required size of the buffer is determined by the rate of CAS change events expected to be received and the frequency of user software removing events from the buffer. If this buffer overflows CAS changes will be lost and the **soft\_cas\_data\_buffer\_overflow** parameter will be set in the MT90503\_CHIP\_STATS structure returned by the function **mt90503\_get\_chip\_statistics**. This parameter is used for optimizing structure sizes. This soft buffer must be at least as large as the buffer in the device (**soft\_cas\_data\_buffer\_size** >= **cas\_data\_buffer\_size**)

Direction: IN Type: U	JLONG
-----------------------	-------

Default:

1024

4 - 16384

rx_vc_event_buffe	er_size		4 – 16384
	by events that occur on open CI ½ full and the API will remove to servicing. The required size is of amount of time after the interrup the user software. If this bu rx_vc_event_buffer_overflow		ent buffer contained in SSRAM in VC events. The buffer is filled CBR VCs. The device will assert an interrupt when the buffer is a the events and update the CBR VC statistics during interrupt determined by the maximum rate of events expected and the upt is asserted until the API interrupt service routine is called by buffer overflows RX VC events will be dropped and the v parameter will be set in the MT90503_CHIP_STATS structure <b>503_get_chip_statistics</b> . This parameter is used for optimizing
	Direction:	IN	Type: ULONG
	Default:		1024
clk_recov_a_enb			TRUE / FALSE
			FO is to be enabled. If set to TRUE, then the type of clock ne FIFO is indicated by <b>clk_recov_a_type</b> .
	Direction:	IN	Type: ULONG
	Default:		FALSE
clk_recov_b_enb			see clk_recov_a_enb
	Default:		FALSE
clk_recov_a_type			MT90503_CLK_RECOV_ADAPTIVE MT90503_CLK_RECOV_SRTS
	The type of clock recovery points stored in buffer A. For Adaptive clock recovery, each poi requires 16 bytes, and 2 bytes for SRTS.		
	Direction:	IN	Type: ULONG
	Default:		MT90503_CLK_RECOV_ADAPTIVE
clk_recov_b_type			see clk_recov_a_type
	Default:		MT90503_CLK_RECOV_ADAPTIVE
clk_recov_a_buffe	er_size		4 – 65536
	The required size of clock recovery buffer A contained in SSRAM in units of one clock recovery point. The size of a clock recovery point is determined by the type of clock recovery the buffer is used for (see <b>clk_recov_type_a</b> ). Adaptive clock recovery requires 16 bytes per point, and 2 bytes for SRTS. The buffer is filled by points generated from cells received on the selected clock recovery VC. The selection of the VC is done when the VC is opened. The device will assert an interrupt when the buffer is ½ full and the API will transfer the points to the soft clock recovery A buffer during interrupt servicing. The required size is determined by the maximum rate cells on the selected VC are expected to be received and the amount of time after the interrupt is asserted until the API interrupt service routine is called by the user software. If this buffer overflows points will be dropped and the <b>clk_recov_a_buffer_overflow</b> parameter will be set in the MT90503_CHIP_STATS structure returned by the function <b>mt90503_get_chip_statistics</b> . This parameter is used for optimizing structure sizes.		
	Direction:	IN	Type: ULONG
	Default:		128

clk_recov_b_buffer_size	see clk_recov_a_buffer_size
Default:	128

# soft\_clk\_recov\_a\_buffer\_size 4 – 65536

The required size of the soft clock recovery A buffer contained in program memory, in clock recovery points. The soft clock recovery A buffer is filled from the clock recovery A buffer in SSRAM by the API interrupt service routine and emptied by user calls to the **mt90503\_get\_clk\_recovery\_point** function. The required size is determined by the maximum rate cells on the selected VC are expected to be received and the frequency of user software removing points from the buffer. If this buffer overflows clock recovery points will be lost and the **soft\_clk\_recov\_a\_buffer\_overflow** parameter will be set in the MT90503\_CHIP\_STATS structure returned by the function **mt90503\_get\_chip\_statistics**. This parameter is used for optimizing structure sizes. This soft buffer must be at least as large as the buffer in the device (**soft\_clk\_recov\_a\_buffer\_size** >= **clk\_recov\_a\_buffer\_size**)

	Direction:	IN	Type: ULONG
	Default:		1024
soft_clk_recov_b	_buffer_size		see soft_clk_recov_a_buffer_size
	Default:		1024

silent\_tone\_length

The length of the chip's silent tone buffers, in bytes. The silent tones are used for padding TDM channels in the case of losses of data due to underruns. The silent tones are used if the channel is configured to use them. There are 2 silent tone buffers, A and B. This field indicates the size of each buffer. The contents of the silent tone buffers are specified via the field **psilent\_tone\_a** and **psilent\_tone\_b**. The length of each array is the value of this field. If this field is set to 0 then the fields **psilent\_tone\_a** and **psilent\_tone\_b**.

Direction:	IN	Type: ULONG
------------	----	-------------

Default:	0
----------	---

psilent\_tone\_a

pointer to bytes.

0 - 65536

A pointer to an array of bytes (unsigned 8-bit fields). Each element of the array contains a byte of the silent tone A. The length of this array is specified by the field **silent\_tone\_length**. If **silent\_tone\_length** is set to 0 then this field is ignored. The memory containing the bytes can be discarded once **mt90503\_open** has returned successfully.

Direction:	IN/IN	Type: POINTER
------------	-------	---------------

Default: NULL

psilent\_tone\_b

pointer to bytes.

A pointer to an array of bytes (unsigned 8-bit fields). Each element of the array contains a byte of the silent tone B. The length of this array is specified by the field **silent\_tone\_length**. If **silent\_tone\_length** is set to 0 then this field is ignored. The memory containing the bytes can be discarded once **mt90503\_open** has returned successfully.

Direction: IN/IN Type: POINTER

Default: N

NULL

soft_console_buf	fer_size		0 – 262144
	Messages ar get_console_	e stored as te <b>_messages</b> . If th ffer becomes fu	console message buffer contained in program memory in bytes. xt in a circular buffer. They are retrieved by the function his size is configured as 0 console messaging will be disabled. Il newer messages are lost until it is emptied by the function
	Direction:	IN	Type: ULONG
	Default:		16384
cpu_type			MT90503_INTEL_16BIT_NON_MUXED MT90503_INTEL_16BIT_MUXED MT90503_INTEL_8BIT_NON_MUXED MT90503_INTEL_8BIT_MUXED
			MT90503_MOTO_16BIT_NON_MUXED MT90503_MOTO_16BIT_MUXED MT90503_MOTO_8BIT_NON_MUXED MT90503_MOTO_8BIT_MUXED
			or the chip. The chip can interface with an Intel/Motorola CPU, possibility of multiplexing the data lines to carry both addresses
	Direction:	IN	Type: ULONG
	Default:		MT90503_INTEL_16BIT_NON_MUXED
upclk_freq			25000000 - 50000000
	The frequency of upclk, in Hz.		
	Direction:	IN	Type: ULONG
	Default:		40000000 (40 MHz)
mclk_freq			12500000 – 100000000
	The frequency	cy of mclk in Hz. Generated by feeding upclk into the PLL.	
	Direction:	IN	Type: ULONG
	Default:		80000000 (80 MHz)
mclk_type			MT90503_MCLK_TYPE_TTL MT90503_MCLK_TYPE_PECL
	The type of cll	k used for mclk.	
	Direction:	IN	Type: ULONG
	Default:		MT90503_MCLK_TYPE_TTL
led_flash_freq			1 - 10
	LED flashing f	requency in Hz.	This is used to indicate link activity.
	Direction:	IN	Type: ULONG
	Default:		2 (2 Hz)

#### write\_cache\_ena

#### TRUE / FALSE

Configures whether the device will cache write accesses or not. Enabling the write cache will allow the device be up to 128 writes late. However, the write cache must be empty for a read access to be performed. In general if the device is being read using direct accesses this should be set to TRUE to avoid CPU access time-outs. If reads are indirect this parameter in general should be set to FALSE to increase the performance of the device. See **Section "3.0 User Supplied Function Descriptions"** for more information.

Direction:	IN	Type: ULONG

Default: TRUE

cdv\_min\_monitor\_period 1-20000 ms

The minimum amount of time elapsed between two CDV monitoring periods. This parameter is applied to all CBR VCs. The CDV is monitored by calling the mt90503\_poll\_vc\_stats function. If the mt90503\_poll\_vc\_stats function is called more frequently than the specified period, the CDV monitoring statistics will not be updated. (i.e. MAX and MIN CDV will be monitored for at least the monitor period).

Direction:	IN	Type: ULONG
Default:		10000 (10 sec)

#### 5.1.2 Interrupt Configuration Parameters

#### interrupt\_period\_granularity

10 - 1000 ms

The granularity of the specified minimum period for an internally generated interrupt, in ms. An interrupt can be disabled for a short period of time following its activation. If configured for a given interrupt this field indicates the granularity of time for the timeout period. For example, if 10 ms is chosen then an interrupt can be disabled for 10, 20, 30, ... ms.

	Direction:	IN	Type: ULONG
	Default:		10 (10 ms)
interrupt_polarity			MT90503_INT_ACTIVE_LOW_OC MT90503_INT_ACTIVE_HIGH_OC

Polarity and active status of interrupt line 1. The line can be active high or low and is in tri-state (open collector) when not active. Interrupt line 2 is not used by the chip to signal interrupts.

Direction:	IN	Type: ULONG
Default:		MT90503_INT_ACTIVE_LOW_OC

#### interrupt\_configuration

see 5.3 Structure MT90503 CONF INTERRUPTS.

Direction:	IN	Type: MT90503_CONF_INTERRUPTS
Default:		see structure

0 - 1048575 us

cas\_data\_fifo\_stale\_time

The maximum time, in us, a CAS change message can remain pending in the CAS change FIFO before an interrupt is generated.

Direction: IN Type: ULONG

			MT90503	API User Guide
	Default:		500 (500 us)	
rx_data_fifo_stale	_time		0 – 1048575 us	
	The maximur interrupt is ge		cell can remain pending in the RX data	a cell FIFO before an
	Direction:	IN	Type: ULONG	
	Default:		500 (500 us)	
rx_vc_event_fifo_	stale_time		0 – 1048575 us	
		n time, in us, a V errupt is generate	C event message can remain pending in t ed.	he RX VC event FIFO
	Direction:	IN	Type: ULONG	
	Default:		500 (500 us)	
5.1.3 Memory	Configuratio	on Parameters		
mem_type			MT90503_MEM_TYPE_FLOWTHROU MT90503_MEM_TYPE_FLOWTHROU MT90503_MEM_TYPE_PIPELINED_ZI MT90503_MEM_TYPE_PIPELINED_S	GH_SSRAM BT
	The type of m	emory used for t	the data and control memory.	
	Direction:	IN	Type: ULONG	
	Default:		MT90503_MEM_TYPE_PIPELINED_ZI	ЗТ
cmem_chip_size			MT90503_MEM_CHIP_SIZE_128KB MT90503_MEM_CHIP_SIZE_256KB MT90503_MEM_CHIP_SIZE_512KB MT90503_MEM_CHIP_SIZE_1MB	
	Indicates the	size of each mer	nory chip of the control memory.	
	Direction:	IN	Type: ULONG	
	Default:		MT90503_MEM_CHIP_SIZE_512KB	
cmem num chips	5		1.2	

cmem\_num\_chips

Default:

1, 2

The number of memory chips used to form control memory. The total amount of memory used (cmem\_chip\_size \* cmem\_num\_chips) must not exceed 1 Megabyte.

	Direction:	IN	Type: ULONG
	Default:		2
dmem_chip_size			MT90503_MEM_CHIP_SIZE_128KB MT90503_MEM_CHIP_SIZE_256KB MT90503_MEM_CHIP_SIZE_512KB MT90503_MEM_CHIP_SIZE_1MB
	Indicates the si	ze of the memor	y chips of the data memory.
	Direction:	IN	Type: ULONG

dmem_num_chips	5		1 - 4
	The number of memory chips us		ised to form data memory.
	Direction:	IN	Type: ULONG
	Default:		4
5.1.4 Utopia P	ort Physical C	Configuration	Parameters
u_pa_address_en	а		TRUE / FALSE
	described in UTOPIA level 2 s <b>u_pa_address</b> . Note that in thi pins and the txb_data[15:14] UTOPIA port A can be 8 or 1		and RX) is configured to operate with address select lines as specification (PHY mode only). The address is determined by is mode port A TX and RX address pins use the rxb_data[15:8] pins so <b>u_txb_width</b> and <b>u_rxb_width</b> needs to be 8 bits. 6 bits wide. While <b>u_txa_multiphy</b> may be TRUE or FALSE, es is only useful if it is set TRUE.
	Direction:	IN	Type: ULONG
	Default:		FALSE
u_pa_address			0 - 30
	This is the address used by port A when operating under UTOPIA level 2 multi-phy mode wit address lines. ( <b>u_pa_address_ena</b> = TRUE).		
	Direction:	IN	Type: ULONG
	Default:		0
u_pa_enb			TRUE / FALSE
	Determines whether UTOPIA port A is enabled.		
	Direction:	IN	Type: ULONG
	Default:		TRUE
u_pa_clk_oe			TRUE / FALSE
	Determines whether the outputs of the signals txa_clk and rxa_clk are enabled.		
	Direction:	IN	Type: ULONG
	Default:		TRUE
u_txa_clk_select			MT90503_UTOPIA_CLK_DIVIDER_1 MT90503_UTOPIA_CLK_DIVIDER_2 MT90503_UTOPIA_CLK_DIVIDER_3
	Selects which clk divider circuit to use for txa_clk signal. See <b>5.1.3.1 Utopia Clock Divider Configuration Parameters</b> .		
	Direction:	IN	Type: ULONG
	Default:		MT90503_UTOPIA_CLK_DIVIDER_1
u_rxa_clk_select			MT90503_UTOPIA_CLK_DIVIDER_1 MT90503_UTOPIA_CLK_DIVIDER_2 MT90503_UTOPIA_CLK_DIVIDER_3

	Selects which clk divider circuit to use for rxa_clk signal. See <b>5.1.3.1 Utopia Clock Divider Configuration Parameters</b> .					
	Direction:	IN	Type: ULONG			
	Default:		MT90503_UTOPIA_CLK_DIVIDER_1			
u_txa_multiphy			TRUE / FALSE			
		ita, parity, and so signals are alway	oc lines are tri-stated when UTOPIA TX port A is not selected. If /s driven.			
	Direction:	IN	Type: ULONG			
	Default:		FALSE			
u_txa_sar_mode			MT90503_PHY_LAYER MT90503_ATM_LAYER			
	Determines wh	ether UTOPIA T	X port A is in PHY or ATM mode.			
	Direction:	IN	Type: ULONG			
	Default:		MT90503_ATM_LAYER			
u_rxa_sar_mode			MT90503_PHY_LAYER MT90503_ATM_LAYER			
	Determines wh	ether UTOPIA R	X port A is in PHY or ATM mode.			
	Direction:	IN	Type: ULONG			
	Default:		MT90503_ATM_LAYER			
u_txa_width			MT90503_UTOPIA_PORT_WIDTH_8 MT90503_UTOPIA_PORT_WIDTH_16			
	Determines the	number of data	mber of data lines used on UTOPIA TX port A.			
	Direction:	IN	Type: ULONG			
	Default:		MT90503_UTOPIA_PORT_WIDTH_8			
u_rxa_width			MT90503_UTOPIA_PORT_WIDTH_8 MT90503_UTOPIA_PORT_WIDTH_16			
	Determines the	number of data	er of data lines used on UTOPIA RX port A.			
	Direction:	IN	Type: ULONG			
	Default:		MT90503_UTOPIA_PORT_WIDTH_8			
u_txa_led_conf			MT90503_PHY_LED_CONF_GPIO MT90503_PHY_LED_CONF_LED			
	Determines if the	ne phya_tx_led p	in is used to drive an LED or for GPIO.			
	Direction:	IN	Type: ULONG			
	Default:		MT90503_PHY_LED_CONF_LED			
u_rxa_led_conf			MT90503_PHY_LED_CONF_GPIO MT90503_PHY_LED_CONF_LED			

	Determines if the phya_rx_led pin is used to drive an LED or for GPIO.		
	Direction:	IN	Type: ULONG
	Default:		MT90503_PHY_LED_CONF_LED
u_pb_enb			see u_pa_enb
	Default:		FALSE
u_pb_clk_oe			see u_pa_clk_oe
	Default:		FALSE
u_txb_clk_select			see u_txa_clk_select
	Default:		MT90503_UTOPIA_CLK_DIVIDER_2
u_rxb_clk_select			see u_rxa_clk_select
	Default:		MT90503_UTOPIA_CLK_DIVIDER_2
u_txb_multiphy			see u_txa_multiphy
	Default:		FALSE
u_txb_sar_mode			see u_txa_sar_mode
	Default:		MT90503_ATM_LAYER
u_rxb_sar_mode			see u_rxa_sar_mode
	Default:		MT90503_ATM_LAYER
u_txb_width			see u_txa_width
	Default:		MT90503_UTOPIA_PORT_WIDTH_8
u_rxb_width			see u_rxa_width
	Default:		MT90503_UTOPIA_PORT_WIDTH_8
u_txb_led_conf			see u_txa_led_conf
	Default:		MT90503_PHY_LED_CONF_LED
u_rxb_led_conf			see u_rxa_led_conf
	Default:		MT90503_PHY_LED_CONF_LED
u_pc_enb			see u_pa_enb
	Default:		TRUE
u_pc_clk_oe			see u_pa_clk_oe
	Default:		FALSE
u_txc_clk_select			see u_txa_clk_select
	Default:		MT90503_UTOPIA_CLK_DIVIDER_3
u_rxc_clk_select			see u_rxa_clk_select
	Default:		MT90503_UTOPIA_CLK_DIVIDER_3

u_txc_multiphy		see u_txa_multiphy
	Default:	FALSE
u_txc_sar_mode		see u_txa_sar_mode
	Default:	MT90503_PHY_LAYER
u_rxc_sar_mode		see u_rxa_sar_mode
	Default:	MT90503_PHY_LAYER

# 5.1.4.1 Utopia Clock Divider Configuration Parameters

The UTOPIA clocks can be generated from any one of three clock divider circuits or be configured to receive the clock from the bus. The source clock and divisor of each clock divider circuit are specified in these parameters.

u_div1_clk_src			MT90503_UDIV_SRC_TXA_CLK MT90503_UDIV_SRC_TXB_CLK MT90503_UDIV_SRC_TXC_CLK MT90503_UDIV_SRC_RXA_CLK MT90503_UDIV_SRC_RXB_CLK MT90503_UDIV_SRC_RXC_CLK MT90503_UDIV_SRC_MCLK	
	ports A, B, or 0	C; RX clock from	PIA clock divider 1. The source can be: TX clock from UTOPIA UTOPIA ports A, B, or C; mclk of the chip. Care must be taken he same clock source that feeds it.	
	Direction:	IN	Type: ULONG	
	Default:		MT90503_UDIV_SRC_TXC_CLK	
u_div1_clk_div			1 - 16	
	Integer divisor	Integer divisor for UTOPIA clock divider 1.		
	Direction:	IN	Type: ULONG	
	Default:		1	
u_div1_clk_inv			TRUE / FALSE	
	Inverts the out	put of UTOPIA c	lock divider 1.	
	Direction:	IN	Type: ULONG	
	Default:		TRUE	
u_div2_clk_src			see u_div1_clk_src	
	Default:		MT90503_UDIV_SRC_TXC_CLK	
u_div2_clk_div			see u_div1_clk_div	
	Default:		1	
u_div2_clk_inv			see u_div1_clk_inv	
	Default:		TRUE	

u_div3_clk_src		see u_div1_clk_src
	Default:	MT90503_UDIV_SRC_TXC_CLK
u_div3_clk_div		see u_div1_clk_div
	Default:	1
u_div3_clk_inv		see u_div1_clk_inv
	Default:	TRUE

# 5.1.5 UTOPIA Operational Characteristics Parameters

# 5.1.5.1 General

The general parameters apply to all UTOPIA ports.

u_null_cell_elim	TRUE / FALSE				
		If TRUE, null cells (vpi=0,vci=0) received on any RX UTOPIA port will be eliminated upon reception. Cells associated with a loopback VC will not be eliminated.			
	Direction:	IN	Type: ULONG		
	Default:		TRUE		
u_hec_mask			8 bit field		
		ORed with the UTOPIA TX por	accumulated header CRC result to form the HEC value of all t.		
	Direction:	IN	Type: ULONG		
	Default:		0x55		
u_lut_entry_size			MT90503_LUT_ENTRIES_SIZE_32_BITS MT90503_LUT_ENTRIES_SIZE_64_BITS		
	entries and thu	us provide the po ot affect the rout	of each LUT entry. LUT entries of 32 bits use less memory than 64 bit ide the possibility of supporting a greater number of VCs. This reduction t the routing of CBR or data VCs. However, header replacement cannot VCs.		
	LUT entries of	64 bits need onl	nly be selected if header replacement must be performed.		
	Direction:	IN	Type: ULONG		
	Default:		MT90503_LUT_ENTRIES_SIZE_64_BITS		
u_phy_alarm_pol			MT90503_PHY_ALARMS_DISABLED MT90503_PHY_ALARMS_ACTIVE_HIGH MT90503_PHY_ALARMS_ACTIVE_LOW		
	Determines the	e polarity of UTC	PIA PHY alarms.		
			Type: ULONG		
	Direction:	IN	Type: ULONG		

# 5.1.5.2 Cell Routing

5.1.5.2 Cell Routing				
u_txa_network_m	ask		28 bit field	
	connection by	the network dev	of a cell's GFC, VPI and VCI fields will be used to identify a VC vice connected to this UTOPIA port. All bits that are high will be nd all bits that are low will be ignored.	
	exiting the ch	ip through UTO	oftware to detect conflicts during the opening of a VC that will be PIA port A. If the requested header will not be unique to the k the <b>mt90503_open_cbr_vc</b> function will be unsuccessful.	
	Direction:	IN	Type: ULONG	
	Default:		0x0000FFF	
u_rxa_ncr			0, or the OR of any or all of: MT90503_CELL_ROUTE_TXA MT90503_CELL_ROUTE_TXB MT90503_CELL_ROUTE_TXC MT90503_CELL_ROUTE_DATA_FIFO	
	Determines how unknown non-OAM cells entering on UTOPIA RX port A will be routed. Cells can be routed to any or all of the ports by using the OR of the listed values. If set to 0, all unknown non-OAM cells will be discarded.			
	Direction:	IN	Type: ULONG	
	Default:		0	
u_rxa_ocr			0, or the OR of any or all of: MT90503_CELL_ROUTE_TXA MT90503_CELL_ROUTE_TXB MT90503_CELL_ROUTE_TXC MT90503_CELL_ROUTE_DATA_FIFO	
			M cells entering on UTOPIA RX port A will be routed. Cells can orts by using the OR of the listed values. If set to 0, all unknown	
	Direction:	IN	Type: ULONG	
	Default:		0	
u_rxa_header_ma	sk		28 bit field	
	the <b>u_rxa_he</b> a known. If it is	ader_match par s known then it	e which bits of a cell's GFC, VPI and VCI fields will be used with cameter to determine if a cell received on UTOPIA RX port A is will be passed to the LUT. Otherwise the cell will be routed and <b>u_rxa_ocr</b> fields.	
	The 28 bit field represents the GFC, VPI and VCI fields of the header where the GFC bit the most significant. A "1" in a bit position indicates the corresponding bit position of the header should be compared with the corresponding bit of the <b>u_rxa_header_n</b> parameter. All compared bits must match the <b>u_rxa_header_match</b> parameter value passed to the LUT.			
	Direction:	IN	Type: ULONG	
	Default:		0xFFFF000	

#### u\_rxa\_header\_match

28 bit field

This parameter is used in conjunction with the **u\_rxa\_header\_mask** parameter to determine the required value of selected bits of a cell's GFC, VPI and VCI fields for a cell received on UTOPIA RX port A to be passed to the LUT. If the corresponding bits of the GFC,VPI, or VCI of the received header do not match the value set in this parameter and the mis-matched bits are not masked by the **u\_rxa\_header\_mask** parameter the cell is treated as unknown and routed via the **u\_rxa\_ncr** and **u\_rxa\_ocr** fields.

The 28 bit field represents the concatenated GFC, VPI and VCI fields of the header where the GFC bits are the most significant. Only the result of bits not masked by the **u\_rxa\_header\_mask** parameter will determine if the cell should be passed to the LUT.

For example:

GFC   VPI   VCI (from cell header)	0010 10000000 00000000 10110010	0010 1000000 0000000 10110 <b>1</b> 10
u_rxa_header_match	0000 0000000 0000000 10110010	0000 0000000 0000000 10110 <mark>0</mark> 10
Match Result (1=mismatch)	0010 10000000 00000000 00000000	0010 10000000 0000000 00000 <mark>1</mark> 00
u_rxa_header_mask	1111 11000000 11111111 00000000	0000 00111111 00000000 11111 <mark>1</mark> 11
Masked result (1=mismatched cell)	0000 0000000 0000000 0000000	0000 0000000 0000000 00000 <b>1</b> 00
Result	Routed according to LUT entry	Routed as unknown cell

Direction:	IN	Type: ULONG
Default:		0x0000000
/pi_bits		0-12

#### u\_rxa\_lut\_index\_vpi\_bits

This parameter determines how many bits of the concatenated GFC and VPI fields are to be used to index the LUT entry for cells received on UTOPIA RX port A. The specified number of bits are selected from LSB to MSB of the 12 bit field formed by the concatenation of the GFC and VPI fields of the header where the GFC bits are the most significant. The selected bits of the cell header are used to form the index of the LUT entry. The LUT index can be a maximum of 16 bits so a maximum of 16 bits may be selected by the combination of this parameter and the **u\_rxa\_lut\_index\_vci\_bits** parameter. The more total bits that are selected the larger the LUT structure is required to be. See **u\_rxa\_lut\_index\_vci\_bits** for an example.

Direction:	IN	Type: ULONG
Default:		0
ci_bits		0-16

#### u\_rxa\_lut\_index\_vci\_bits

This parameter determines how many bits of the VCI field are to be used to index the LUT entry for cells received on UTOPIA RX port A. The specified number of bits are selected from LSB to MSB of the 16 bit VCI field of the header. The selected bits of the cell header are used to form the index of the LUT entry. The LUT index can be a maximum of 16 bits so a maximum of 16 bits may be selected by the combination of this parameter and the **u\_rxa\_lut\_index\_vpi\_bits** parameter. The more total bits that are selected the larger the LUT structure is required to be. See example.

Example LUT entry index:

# u\_rxa\_lut\_index\_vpi\_bits = 3

# u\_rxa\_lut\_index\_vci\_bits = 6

GFC	VPI   VCI	G	GFC	VPI	vo	
Received C	•	0	001	0011 0 <b>101</b>	0000 0011 00	
Resultant I	_UT entry index			0000	0000 000 1	0101 1 001
	Direction:	IN	Тур	e: ULONG		
	Default:		12			
u_txb_network_m	ask		see	u_txa_network	_mask	
	Default:		0x0	000000		
u_rxb_ncr			see	u_rxa_ncr		
	Default:		0			
u_rxb_ocr			see	u_rxa_ocr		
	Default:		0			
u_rxb_header_ma	sk		see	u_rxa_header_	mask	
	Default:		0xF	FFFFF		
u_rxb_header_ma	tch		see	u_rxa_header_	match	
	Default:		0x0	000000		
u_rxb_lut_index_v	/pi_bits		see	u_rxa_lut_inde	x_vpi_bits	
	Default:		0			
u_rxb_lut_index_v	/ci_bits		see	u_rxa_lut_inde	x_vci_bits	
	Default:		0			
u_txc_network_m	ask		see	u_txa_network	_mask	
	Default:		0x0	0003FF		
u_rxc_ncr			see	u_rxa_ncr		
	Default:		0			
u_rxc_ocr			see	u_rxa_ocr		
	Default:		0			
u_rxc_header_ma	sk		see	u_rxa_header_	mask	
	Default:		0xF	FFFC00		

u_rxc_header_match	see u_rxa_header_match		
Default:	0x000000		
u_rxc_lut_index_vpi_bits	see u_rxa_lut_index_vpi_bits		
Default:	0		
u_rxc_lut_index_vci_bits	see u_rxa_lut_index_vci_bits		
Default:	10		
5.1.5.3 Flow Control			
u_txa_rxa_cell_max	1 - 31 MT90503_NO_BACK_PRESSURE		
If the cell fill of the LITOPIA TX	port A output FIFO becomes greater t		

If the cell fill of the UTOPIA TX port A output FIFO becomes greater than this value, cells from the UTOPIA RX port A input FIFO will be blocked. If MT90503\_NO\_BACK\_PRESSURE is selected then the UTOPIA RX port A input FIFO will not be blocked by this FIFO (cells may be dropped if the TX FIFO is full).

	Direction:	IN	Type: ULONG
	Default:		MT90503_NO_BACK_PRESSURE
u_txa_rxb_cell_m	ax		1 - 31 MT90503_NO_BACK_PRESSURE

If the cell fill of the UTOPIA TX port A output FIFO becomes greater than this value, cells from the UTOPIA RX port B input FIFO will be blocked. If MT90503\_NO\_BACK\_PRESSURE is selected then the UTOPIA RX port B input FIFO will not be blocked by this FIFO (cells may be dropped if the TX FIFO is full).

Direction:	IN	Type: ULONG

MT90503\_NO\_BACK\_PRESSURE

u\_txa\_rxc\_cell\_max

Default:

1 - 31 MT90503\_NO\_BACK\_PRESSURE

If the cell fill of the UTOPIA TX port A output FIFO becomes greater than this value, cells from the UTOPIA RX port C input FIFO will be blocked. If MT90503\_NO\_BACK\_PRESSURE is selected then the UTOPIA RX port C input FIFO will not be blocked by this FIFO (cells may be dropped if the TX FIFO is full).

	Direction:	IN	Type: ULONG
	Default:		4
u_txa_txsar_cell_r	nax		1 - 31 MT90503_NO_BACK_PRESSURE

If the cell fill of the UTOPIA TX port A output FIFO becomes greater than this value, cells from the TX SAR output FIFO will be blocked. If MT90503\_NO\_BACK\_PRESSURE is selected then UTOPIA TX port A input FIFO will not be blocked by this FIFO (cells may be dropped if the TX FIFO is full).

Direction:	IN	Type: ULONG
Default:		31

u_txb_rxa_cell_max		see u_txa_rxa_cell_max	
	Default:	MT90503_NO_BACK_PRESSURE	
u_txb_rxb_cell_m	nax	see u_txa_rxb_cell_max	
	Default:	MT90503_NO_BACK_PRESSURE	
u_txb_rxc_cell_m	iax	see u_txa_rxc_cell_max	
	Default:	MT90503_NO_BACK_PRESSURE	
u_txb_txsar_cell_	max	see u_txa_txsar_cell_max	
	Default:	MT90503_NO_BACK_PRESSURE	
u_txc_rxa_cell_m	ax	see u_txa_rxa_cell_max	
	Default:	MT90503_NO_BACK_PRESSURE	
u_txc_rxb_cell_m	ax	see u_txa_rxb_cell_max	
	Default:	MT90503_NO_BACK_PRESSURE	
u_txc_rxc_cell_m	ax	see u_txa_rxc_cell_max	
	Default:	MT90503_NO_BACK_PRESSURE	
u_txc_txsar_cell_	max	see u_txa_txsar_cell_max	
	Default:	MT90503_NO_BACK_PRESSURE	
u_rxsar_rxa_cell_max		see u_txa_rxa_cell_max	
RX port A input FIFO will be b		at FIFO becomes greater than this value, cells from the UTOPIA blocked. If MT90503_NO_BACK_PRESSURE is selected then FO will not be blocked by this FIFO (cells may be dropped if the	

Default:	MT90503_NO_BACK_PRESSURE
u_rxsar_rxb_cell_max	see u_txa_rxb_cell_max
Default:	MT90503_NO_BACK_PRESSURE
u_rxsar_rxc_cell_max	see u_txa_rxc_cell_max
Default:	MT90503_NO_BACK_PRESSURE
u_rxsar_txsar_cell_max	see u_txa_txsar_cell_max
Default:	MT90503_NO_BACK_PRESSURE

# 5.1.6 TXSAR Scheduler Parameters

wheels[15]

15 element array of structure MT90503\_CONF\_WHEEL

This is an array of the configuration parameters for the 15 possible TX SAR Schedulers in the chip. Each TX SAR scheduler is controlled by a circular event list (or wheel). Every 125  $\mu s$  a scheduler will complete all the events in a wheel frame.

Direction: IN Type:MT90503\_CONF\_WHEEL[15]

	Default:		see structure
num_mappings			0 – ???
	Indicates the length of the pmap		appings parameter.
	Direction:	IN	Type: ULONG
	Default:		0
pmappings			pointer to MT90503_WHEEL_MAPPING array
	time the mt90 num_mappin	0503_open fund gs parameter. Section "5.3 Stru	tions for which the wheel mappings are to be determined at the ction is called. The length of this array is determined by the The description of each parameter of a node of the array is <b>ucture MT90503_WHEEL_MAPPING"</b> . The memory pointed to
	Direction:	IN/IN	Type: POINTER
	Default:		NULL
5.1.7 TDM con	figuration Pa	rameters	
null_byte			8 bit field
	The byte with which the chip wi TDM channel assignment struc		vill pad if underruns occur and null byte padding is chosen in the cture.
	Direction:	IN	Type: ULONG
	Default:		0xFF
dstream_0_3_freq	I		MT90503_TDM_STREAM_FREQ_2MHZ MT90503_TDM_STREAM_FREQ_4MHZ MT90503_TDM_STREAM_FREQ_8MHZ
	The clock freq	uency of stream	s 0 - 3.
	Direction:	IN	Type: ULONG
	Default:		MT90503_TDM_STREAM_FREQ_8MHZ
dstream_4_7_freq	I		see dstream_0_3_freq
	Default:		MT90503_TDM_STREAM_FREQ_8MHZ
dstream_8_11_fre	q		see dstream_0_3_freq
	Default:		MT90503_TDM_STREAM_FREQ_8MHZ
dstream_12_15_fr	eq		see dstream_0_3_freq
	Default:		MT90503_TDM_STREAM_FREQ_8MHZ
cas_enable_posit	ion		0 - 7
	The bit positio	n of the CAS ena	able bit in the TSST carrying CAS.
	Direction:	IN	Type: ULONG
	Default:		7

cas_enable_polarity			MT90503_EN_ACTIVE_LOW MT90503_EN_ACTIVE_HIGH
	The polarity of	the CAS enable	bit.
	Direction:	IN	Type: ULONG
	Default:		MT90503_EN_ACTIVE_HIGH
h100_sampling			MT90503_H100_SAMPLE_AT_3_QUARTERS MT90503_H100_SAMPLE_AT_RISING_EDGE MT90503_H100_SAMPLE_AT_FALLING_EDGE
	Determines at	what point in the	H.100 clock cycle a bit is sampled from the H100 bus.
	Direction:	IN	Type: ULONG
	Default:		MT90503_H100_SAMPLE_AT_3_QUARTERS
h100_sclk_speed			MT90503_SCLK_FREQ_2MHZ MT90503_SCLK_FREQ_4MHZ MT90503_SCLK_FREQ_8MHZ
	The speed of s	sclk.	
	Direction:	IN	Type: ULONG
	Default:		MT90503_SCLK_FREQ_8MHZ
5.2 Structure MT90503_CONF_WHEEL			
wheel_ena			TRUE / FALSE

If TRUE this TX SAR scheduler is enabled and will attempt to process events.

Directio	n:	IN	Type: ULONG
Default			0 => TRUE 1 => TRUE 2 => TRUE 3 => TRUE 4 => FALSE 5 => FALSE 6 => FALSE 7 => FALSE 8 => FALSE 10 => FALSE 11 => FALSE 12 => FALSE 13 => FALSE 14 => FALSE
wheel_num_events_per_f	rame		MT90503_NUM_EVENTS_2 MT90503_NUM_EVENTS_4 MT90503_NUM_EVENTS_8 MT90503_NUM_EVENTS_16 MT90503_NUM_EVENTS_32 MT90503_NUM_EVENTS_64

The number of events that are to be mapped by this function and executed by the chip per frame of this wheel.

Direction:	IN	Type: ULONG
Default:		0 => MT90503_NUM_EVENTS_8 1 => MT90503_NUM_EVENTS_8 2 => MT90503_NUM_EVENTS_2 3 => MT90503_NUM_EVENTS_2 4 => UNDEFINED 5 => UNDEFINED 6 => UNDEFINED 7 => UNDEFINED 9 => UNDEFINED 10 => UNDEFINED 11 => UNDEFINED 12 => UNDEFINED 13 => UNDEFINED 14 => UNDEFINED

#### wheel\_num\_frames

1 - 2048

The number of frames in the wheel.

In the case where E1 VCs are to be mapped, wheel\_num\_frames must be set to **MT90503\_NUM\_FRAMES\_E1\_CAS**. This will allocate 750 frames and set a special E1 mode for the wheel.

In the case where T1 VCs are to be mapped, wheel\_num\_frames must be set to **MT90503\_NUM\_FRAMES\_T1\_CAS**. This will allocate 1125 frames and set a special T1 mode for the wheel.

For structured AAL1 VCs with no CAS the value must be 375.

For unstructured AAL1, AAL0, and AAL5 VCs the following relationship must hold:

(wheel\_num\_frames \* number\_of\_channels) = (n \* payload\_size)

where n is an integer.

Direction: IN Type: ULONG

Default:

0 => 48 1 => 375 2 => MT90503\_NUM\_FRAMES\_E1\_CAS 3 => MT90503\_NUM\_FRAMES\_T1\_CAS 4 => UNDEFINED 5 => UNDEFINED 6 => UNDEFINED 7 => UNDEFINED 8 => UNDEFINED 10 => UNDEFINED 11 => UNDEFINED 12 => UNDEFINED 13 => UNDEFINED 14 => UNDEFINED

#### 5.3 Structure MT90503\_WHEEL\_MAPPING

Every CBR VC requires a mapping in a scheduler wheel in external memory. Usually, this mapping is determined at the moment the **mt90503\_open\_cbr\_vc** function is called. However, for VCs carrying CAS signaling bits, the determination of such a mapping is quite time consuming. To alleviate such heavy burden from the **mt90503\_open\_cbr\_vc** function, several wheel mappings can be precalculated during the call to the **mt90503\_open** function. The trade-off is between execution time of the open function, and memory requirements of the API instance structure.

Note that this structure is used to precalculate the mappings of structured AAL1 VCs (CAS or not) only. Calculating the wheel mapping of any other type of VC requires little calculation and thus is done at the time the **mt90503\_open\_cbr\_vc** function is called.

vc_support_of_cas	see MT90503_CBR_VC structure
Default:	N/A
vc_cas_type	see MT90503_CBR_VC structure
Default:	N/A
number_of_channels	see MT90503_CBR_VC structure
Default:	N/A

# 5.4 Structure MT90503\_CONF\_INTERRUPTS

The following parameters determine which events will trigger an interrupt, and how that event will be treated by the API's ISR. See **Section "2.12.1.1 Structure MT90503\_INT\_STRUCT"** for descriptions of what the interrupts indicate.

#### fatal\_general\_conf

MT90503\_INT\_DISABLE MT90503\_INT\_NO\_TIMEOUT MT90503\_INT\_TIMEOUT

Indicates the configuration of the general fatal interrupt. The interrupt can be disabled from asserting the hardware interrupt pin (MT90503\_INT\_DISABLE). If the interrupt is enabled, it can behave in one of two ways once the interrupt has been treated. It can be reset and kept enabled (MT90503\_INT\_NO\_TIMEOUT) or it can be cleared and disabled for a timeout period time (MT90503\_INT\_TIMEOUT). In the latter case, the timeout period is specified by the fatal\_general\_timeout parameter. When the specified timeout value is not an exact multiple of the interrupt\_period\_granularity it is rounded up to the next nearest multiple of interrupt\_period\_granularity before being applied. The configuration of this interrupt can be changed dynamically, see Section "2.12.3 mt90503\_configure\_interrupts".

Direction:	IN	Type: ULONG
Default:		MT90503_INT_NO_TIMEOUT
fatal_cmem_parity_conf		see fatal_general_conf
Default:		MT90503_INT_NO_TIMEOUT
data_err_dmem_parity_conf		see fatal_general_conf
Default:		MT90503_INT_TIMEOUT

# MT90503

FIFO is

FIFO is

data_err_utopia_parity_a_conf	see fatal_general_conf	
Default:	MT90503_INT_TIMEOUT	
data_err_utopia_parity_b_conf	see fatal_general_conf	
Default:	MT90503_INT_TIMEOUT	
data_err_utopia_parity_c_conf	see fatal_general_conf	
Default	MT90503_INT_TIMEOUT	
data_err_scheduler_bw_conf	see fatal_general_conf	
Default:	MT90503_INT_TIMEOUT	
error_phy_alarm_a_conf	see fatal_general_conf	
Default:	MT90503_INT_TIMEOUT	
error_phy_alarm_b_conf	see fatal_general_conf	
Default:	MT90503_INT_TIMEOUT	
error_rxsar_cell_loss_conf	see fatal_general_conf	
Default:	MT90503_INT_TIMEOUT	
error_txa_cell_loss_conf	see fatal_general_conf	
Default:	MT90503_INT_TIMEOUT	
error_txb_cell_loss_conf	see fatal_general_conf	
Default:	MT90503_INT_TIMEOUT	
error_txc_cell_loss_conf	see fatal_general_conf	
Default:	MT90503_INT_TIMEOUT	
error_cas_change_fifo_conf	see fatal_general_conf	
Default:	MT90503_INT_TIMEOUT	
error_rx_data_cell_fifo_conf	see fatal_general_conf	
Default:	MT90503_INT_TIMEOUT	
error_rx_vc_event_fifo_conf	see fatal_general_conf	
Default:	MT90503_INT_TIMEOUT	
error_clk_recov_a_adap_fifo_conf	see fatal_general_conf	
This parameter should be se configured to contain SRTS clo	et to MT90503_INT_DISABLED if clock recovery A ock recovery points.	
Default:	MT90503_INT_TIMEOUT	
error_clk_recov_a_remote_fifo_conf	see fatal_general_conf	
This parameter should be se configured to contain adaptive	et to MT90503_INT_DISABLED if clock recovery A clock recovery points.	

MT90503\_INT\_TIMEOUT

Default:

error_clk_recov_a	_local_fifo_conf	see fatal_general_conf
	This parameter should be set configured to contain adaptive of	to MT90503_INT_DISABLED if clock recovery A FIFO is clock recovery points.
	Default:	MT90503_INT_TIMEOUT
error_clk_recov_b	_adap_fifo_conf	see fatal_general_conf
	This parameter should be set configured to contain SRTS close	to MT90503_INT_DISABLED if clock recovery B FIFO is ck recovery points.
	Default:	MT90503_INT_TIMEOUT
error_clk_recov_b	_remote_fifo_conf	see fatal_general_conf
	This parameter should be set configured to contain adaptive of	to MT90503_INT_DISABLED if clock recovery B FIFO is clock recovery points.
	Default:	MT90503_INT_TIMEOUT
error_clk_recov_b	_local_fifo_conf	see fatal_general_conf
	This parameter should be set configured to contain adaptive of	to MT90503_INT_DISABLED if clock recovery B FIFO is clock recovery points.
	Default:	MT90503_INT_TIMEOUT
h100_error_clk_a_	conf	see fatal_general_conf
	Default:	MT90503_INT_TIMEOUT
h100_error_frame_	_a_conf	see fatal_general_conf
	Default:	MT90503_INT_TIMEOUT
h100_error_clk_b_	conf	see fatal_general_conf
	Default:	MT90503_INT_TIMEOUT
h100_error_frame_	_b_conf	see fatal_general_conf
	Default:	MT90503_INT_TIMEOUT
alarm_cas_change	e_fifo_conf	see fatal_general_conf
	Default:	MT90503_INT_TIMEOUT
alarm_data_cell_fi	fo_conf	see fatal_general_conf
	Default:	MT90503_INT_TIMEOUT
alarm_rx_vc_even	t_fifo_conf	see fatal_general_conf
	Default:	MT90503_INT_TIMEOUT
api_sync_conf		MT90503_INT_DISABLE MT90503_INT_NO_TIMEOUT
	This configuration bit is provide maintain synchronization with the	ed for debug purposes. This interrupt is used by the API to ne device.

Default: MT90503\_INT\_NO TIMEOUT

fatal_general_tim	eout		10 – 10000 ms
	parameter. TI	nis parameter	the timeout period of the interrupt associated fatal_general_cont r should be a multiple of the interrupt_period_granularity parameter ne next nearest multiple of interrupt_period_granularity before being
	Direction:	IN	Type: ULONG
	Default:		10
fatal_cmem_parit	y_timeout		see fatal_general_timeout
	Default:		10
data_err_dmem_p	parity_timeout		see fatal_general_timeout
	Default:		10
data_err_utopia_p	parity_a_timeo	ut	see fatal_general_timeout
	Default:		10
data_err_utopia_p	parity_b_timeo	ut	see fatal_general_timeout
	Default:		10
data_err_utopia_p	parity_c_timeo	ut	see fatal_general_timeout
	Default:		10
data_err_schedul	er_bw_timeou	t	see fatal_general_timeout
	Default:		10
error_phy_alarm_	_a_timeout		see fatal_general_timeout
	Default:		10
error_phy_alarm_	b_timeout		see fatal_general_timeout
	Default:		10
error_rxsar_cell_l	loss_timeout		see fatal_general_timeout
	Default:		10
error_txa_cell_los	ss_timeout		see fatal_general_timeout
	Default:		10
error_txb_cell_los	ss_timeout		see fatal_general_timeout
	Default:		10
error_txc_cell_los	ss_timeout		see fatal_general_timeout
	Default:		10
error_cas_change	e_fifo_timeout		see fatal_general_timeout
	Default:		10

error_rx_data_cel	l_fifo_timeout	see fatal_general_timeout
	Default:	10
error_rx_vc_event	t_fifo_timeout	see fatal_general_timeout
	Default:	10
error_clk_recov_a	_adap_fifo_timeout	see fatal_general_timeout
	This parameter is irrelevant if recovery points.	clock recovery A FIFO is configured to contain SRTS clock
	Default:	10
error_clk_recov_a	_remote_fifo_timeout	see fatal_general_timeout
	This parameter is irrelevant if e recovery points.	clock recovery A FIFO is configured to contain adaptive clock
	Default:	10
error_clk_recov_a	_local_fifo_timeout	see fatal_general_timeout
	This parameter is irrelevant if recovery points.	clock recovery A FIFO is configured to contain adaptive clock
	Default:	10
error_clk_recov_b	o_adap_fifo_timeout	see fatal_general_timeout
	This parameter is irrelevant if recovery points.	clock recovery B FIFO is configured to contain SRTS clock
	Default:	10
error_clk_recov_b	_remote_fifo_timeout	see fatal_general_timeout
	This parameter is irrelevant if recovery points.	clock recovery B FIFO is configured to contain adaptive clock
	Default:	10
error_clk_recov_b	o_local_fifo_timeout	see fatal_general_timeout
	This parameter is irrelevant if recovery points.	clock recovery B FIFO is configured to contain adaptive clock
	Default:	10
h100_error_clk_a	_timeout	see fatal_general_timeout
	Default:	10
h100_error_frame	_a_timeout	see fatal_general_timeout
	Default:	10
h100_error_clk_b	_timeout	see fatal_general_timeout
	Default:	10
h100_error_frame	_b_timeout	see fatal_general_timeout
	Default:	10

alarm_cas_change_fifo_timeout	see fatal_general_timeout
Default:	10
alarm_data_cell_fifo_timeout	see fatal_general_timeout
Default:	10
alarm_rx_vc_event_fifo_timeout	see fatal_general_timeout
Default:	10



# For more information about all Zarlink products visit our Web Site at

# www.zarlink.com

Information relating to products and services furnished herein by Zarlink Semiconductor Inc. or its subsidiaries (collectively "Zarlink") is believed to be reliable. However, Zarlink assumes no liability for errors that may appear in this publication, or for liability otherwise arising from the application or use of any such information, product or service or for any infringement of patents or other intellectual property rights owned by third parties which may result from such application or use. Neither the supply of such information or purchase of product or service conveys any license, either express or implied, under patents or other intellectual property rights owned by Zarlink or licensed from third parties by Zarlink, whatsoever. Purchasers of products are also hereby notified that the use of product in certain ways or in combination with Zarlink, or non-Zarlink furnished goods or services may infringe patents or other intellectual property rights owned by Zarlink.

This publication is issued to provide information only and (unless agreed by Zarlink in writing) may not be used, applied or reproduced for any purpose nor form part of any order or contract nor to be regarded as a representation relating to the products or services concerned. The products, their specifications, services and other information appearing in this publication are subject to change by Zarlink without notice. No warranty or guarantee express or implied is made regarding the capability, performance or suitability of any product or service. Information concerning possible methods of use is provided as a guide only and does not constitute any guarantee that such methods of use will be satisfactory in a specific piece of equipment. It is the user's responsibility to fully determine the performance and suitability of any equipment using such information and to ensure that any publication or data used is up to date and has not been superseded. Manufacturing does not necessarily include testing of all functions or parameters. These products are not suitable for use in any medical products whose failure to perform may result in significant injury or death to the user. All products and materials are sold and services provided subject to Zarlink's conditions of sale which are available on request.

Purchase of Zarlink's I<sup>2</sup>C components conveys a licence under the Philips I<sup>2</sup>C Patent rights to use these components in and I<sup>2</sup>C System, provided that the system conforms to the I<sup>2</sup>C Standard Specification as defined by Philips.

Zarlink, ZL and the Zarlink Semiconductor logo are trademarks of Zarlink Semiconductor Inc.

Copyright Zarlink Semiconductor Inc. All Rights Reserved.

TECHNICAL DOCUMENTATION - NOT FOR RESALE