




Spread the bulk decoupling capacitors on the board.




Spread the bulk decoupling capacitors on the board.



Spread the bulk decoupling capacitors on the board.









Place near CY1352 Memories























ZARLINK Semiconductor - Global Design Support

Title		Power Interface		
MT90503 Mezzanine Board				
Size A	Document Number 1000-001	Designed By:	Checked By:	Rev 01
Date: Friday, November 17, 2000		Sheet 2 of 9		




Entire 40 MHz trace must be no longer than 2"




ZARLINK Semiconductor - Global Design Support			
Rev	1.0	Design By	CL
MT90503 Mezzanine Board			
Doc	2005-091	Checked By	CL
Date: 2005-09-11 11:28:11			

Assembled on component side of Mezzanine Card




177983-8 SMT
Mezzanine receptacle
2100-00043




177983-8 SMT
Mezzanine receptacle
2100-00043

<p.9> MEZZ_ID




H.100 Clocks and data



JTAG test signals.




Mezzanine FPGA configuration signals




MCA2 Interrupts






To MF




Multi-function IO pins sent to Mezzanine FPGA.




To PCI FPGA




Place one 10uF and one .1uF capacitor near the connector.



Place one 10uF and one .1uF capacitor near the connector.



Place one 10uF and one .1uF capacitor near the connector.



Assembled on solder side of Mezzanine Card

GND	1	J5A	2	GND
CT_C8_A	1	USER_I01	2	CT_C8_B
CT_C8_B	2	USER_I02	3	CT_FRAME_A
CT_FRAME_A	3	USER_I03	4	CT_FRAME_B
CT_FRAME_B	4	USER_I04	5	CT_C16_NEGATIVE
CT_C16_NEGATIVE	5	USER_I05	6	CT_C16_POSITIVE
CT_C16_POSITIVE	6	USER_I06	7	CT_FR_COMP
CT_FR_COMP	7	USER_I07	8	CT_C2
CT_C2	8	USER_I08	9	CT_C4
CT_C4	9	USER_I09	10	CT_SCLK
CT_SCLK	10	USER_I10	11	CT_SCLK2
CT_SCLK2	11	USER_I11	12	CT_NETREF1
CT_NETREF1	12	USER_I12	13	CT_NETREF2
CT_NETREF2	13	USER_I13	14	CT_MC
CT_MC	14	USER_I14	15	MC_CLOCK
MC_CLOCK	15	USER_I15	16	MC_TX
MC_TX	16	USER_I16	17	MC_RX
MC_RX	17	USER_I17	18	CT_D31[0]
CT_D31[0]	18	USER_I18	19	GND
GND	19	USER_I19	20	CT_D1
CT_D1	20	USER_I20	21	CT_D2
CT_D2	21	USER_I21	22	CT_D3
CT_D3	22	USER_I22	23	VCC_3V
VCC_3V	23	USER_I23	24	VCC_2V5
VCC_2V5	24	USER_I24	25	CT_D5
CT_D5	25	USER_I25	26	CT_D6
CT_D6	26	USER_I26	27	CT_D7
CT_D7	27	USER_I27	28	CT_D8
CT_D8	28	USER_I28	29	CT_D9
CT_D9	29	USER_I29	30	CT_D10
CT_D10	30	USER_I30	31	CT_D11
CT_D11	31	USER_I31	32	VCC_3V
VCC_3V	32	USER_I32	33	VCC_2V5
VCC_2V5	33	USER_I33	34	CT_D13
CT_D13	34	USER_I34	35	CT_D14
CT_D14	35	USER_I35	36	CT_D15
CT_D15	36	USER_I36	37	CT_D16
CT_D16	37	USER_I37	38	GND
GND	38	USER_I38	39	CT_D17
CT_D17	39	USER_I39	40	CT_D18
CT_D18	40	USER_I40	41	CT_D19
CT_D19	41	USER_I41	42	GND
GND	42	USER_I42	43	CT_D21
CT_D21	43	USER_I43	44	CT_D22
CT_D22	44	USER_I44	45	CT_D23
CT_D23	45	USER_I45	46	CT_D24
CT_D24	46	USER_I46	47	CT_D25
CT_D25	47	USER_I47	48	VCC_3V
VCC_3V	48	USER_I48	49	VCC_2V5
VCC_2V5	49	USER_I49	50	CT_D27
CT_D27	50	USER_I50	51	CT_D28
CT_D28	51	USER_I51	52	CT_D29
CT_D29	52	USER_I52	53	CT_D30
CT_D30	53	USER_I53	54	JTAG_TCK
JTAG_TCK	54	USER_I54	55	JTAG_TMS
JTAG_TMS	55	USER_I55	56	JTAG_TDI
JTAG_TDI	56	USER_I56	57	JTAG_TDO
JTAG_TDO	57	USER_I57	58	CF_CONF-
CF_CONF-	58	USER_I58	59	CF_DATA0
CF_DATA0	59	USER_I59	60	CF_DCLK
CF_DCLK	60	USER_I60	61	CF_STAT-
CF_STAT-	61	USER_I61	62	CF_DONE
CF_DONE	62	USER_I62	63	MF_NRESET
MF_NRESET	63	USER_I63	64	MF_DED_IN0
MF_DED_IN0	64	USER_I64	65	GND
GND	65	USER_I65	66	CT_D13
CT_D13	66	USER_I66	67	CT_D14
CT_D14	67	USER_I67	68	CT_D15
CT_D15	68	USER_I68	69	CT_D16
CT_D16	69	USER_I69	70	CT_D17
CT_D17	70	USER_I70	71	CT_D18
CT_D18	71	USER_I71	72	CT_D19
CT_D19	72	USER_I72	73	CT_D20
CT_D20	73	USER_I73	74	CT_D21
CT_D21	74	USER_I74	75	CT_D22
CT_D22	75	USER_I75	76	CT_D23
CT_D23	76	USER_I76	77	CT_D24
CT_D24	77	USER_I77	78	CT_D25
CT_D25	78	USER_I78	79	VCC_3V
VCC_3V	79	USER_I79	80	VCC_2V5
VCC_2V5	80	USER_I80	81	CT_D27
CT_D27	81	USER_I81	82	CT_D28
CT_D28	82	USER_I82	83	CT_D29
CT_D29	83	USER_I83	84	CT_D30
CT_D30	84	USER_I84	85	CT_D31
CT_D31	85	USER_I85	86	GND
GND	86	USER_I86	87	CT_D13
CT_D13	87	USER_I87	88	CT_D14
CT_D14	88	USER_I88	89	CT_D15
CT_D15	89	USER_I89	90	CT_D16
CT_D16	90	USER_I90	91	CT_D17
CT_D17	91	USER_I91	92	CT_D18
CT_D18	92	USER_I92	93	CT_D19
CT_D19	93	USER_I93	94	CT_D20
CT_D20	94	USER_I94	95	CT_D21
CT_D21	95	USER_I95	96	CT_D22
CT_D22	96	USER_I96	97	CT_D23
CT_D23	97	USER_I97	98	CT_D24
CT_D24	98	USER_I98	99	CT_D25
CT_D25	99	USER_I99	100	VCC_3V
VCC_3V	100	USER_I100	101	VCC_2V5
VCC_2V5	101	USER_I101	102	CT_D27
CT_D27	102	USER_I102	103	CT_D28
CT_D28	103	USER_I103	104	CT_D29
CT_D29	104	USER_I104	105	CT_D30
CT_D30	105	USER_I105	106	CT_D31
CT_D31	106	USER_I106	107	GND
GND	107	USER_I107	108	CT_D13
CT_D13	108	USER_I108	109	CT_D14
CT_D14	109	USER_I109	110	CT_D15
CT_D15	110	USER_I110	111	CT_D16
CT_D16	111	USER_I111	112	CT_D17
CT_D17	112	USER_I112	113	CT_D18
CT_D18	113	USER_I113	114	CT_D19
CT_D19	114	USER_I114	115	CT_D20
CT_D20	115	USER_I115	116	CT_D21
CT_D21	116	USER_I116	117	CT_D22
CT_D22	117	USER_I117	118	CT_D23
CT_D23	118	USER_I118	119	CT_D24
CT_D24	119	USER_I119	120	CT_D25
CT_D25	120	USER_I120	121	VCC_3V
VCC_3V	121	USER_I121	122	VCC_2V5
VCC_2V5	122	USER_I122	123	CT_D27
CT_D27	123	USER_I123	124	CT_D28
CT_D28	124	USER_I124	125	CT_D29
CT_D29	125	USER_I125	126	CT_D30
CT_D30	126	USER_I126	127	CT_D31
CT_D31	127	USER_I127	128	GND
GND	128	USER_I128	129	CT_D13
CT_D13	129	USER_I129	130	CT_D14
CT_D14	130	USER_I130	131	CT_D15
CT_D15	131	USER_I131	132	CT_D16
CT_D16	132	USER_I132	133	CT_D17
CT_D17	133	USER_I133	134	CT_D18
CT_D18	134	USER_I134	135	CT_D19
CT_D19	135	USER_I135	136	CT_D20
CT_D20	136	USER_I136	137	CT_D21
CT_D21	137	USER_I137	138	CT_D22
CT_D22	138	USER_I138	139	CT_D23
CT_D23	139	USER_I139	140	CT_D24
CT_D24	140	USER_I140	141	CT_D25
CT_D25	141	USER_I141	142	VCC_3V
VCC_3V	142	USER_I142	143	VCC_2V5
VCC_2V5	143	USER_I143	144	CT_D27
CT_D27	144	USER_I144	145	CT_D28
CT_D28	145	USER_I145	146	CT_D29
CT_D29	146	USER_I146	147	CT_D30
CT_D30	147	USER_I147	148	CT_D31
CT_D31	148	USER_I148	149	GND
GND	149	USER_I149	150	CT_D13
CT_D13	150	USER_I150	151	CT_D14
CT_D14	151	USER_I151	152	CT_D15
CT_D15	152	USER_I152	153	CT_D16
CT_D16	153	USER_I153	154	CT_D17
CT_D17	154	USER_I154	155	CT_D18
CT_D18	155	USER_I155	156	CT_D19
CT_D19	156	USER_I156	157	CT_D20
CT_D20	157	USER_I157	158	CT_D21
CT_D21	158	USER_I158	159	CT_D22
CT_D22	159	USER_I159	160	CT_D23
CT_D23	160	USER_I160	161	CT_D24
CT_D24	161	USER_I161	162	CT_D25
CT_D25	162	USER_I162	163	VCC_3V
VCC_3V	163	USER_I163	164	VCC_2V5
VCC_2V5	164	USER_I164	165	CT_D27
CT_D27	165	USER_I165	166	CT_D28
CT_D28	166	USER_I166	167	CT_D29
CT_D29	167	USER_I167	168	CT_D30
CT_D30	168	USER_I168	169	CT_D31
CT_D31	169	USER_I169	170	GND


177984-8, 77mm Plug
80x2 SMT
2100-00061

Assembled on component side of Mezzanine Card


GND		J2A		2	
CT_C8_A	1	USER_I01	USER_I02	4	CT_C8_B
CT_FRAME_A	5	USER_I03	USER_I04	8	CT_FRAME_B
CT_C16_POSITIVE	6	USER_I05	USER_I06	12	CT_C16_POSITIVE
VCC_3V	37	USER_I07	USER_I08	10	VCC_3V
CT_FR_COMP	11	USER_I09	USER_I10	12	CT_C2
CT_C4	12	USER_I11	USER_I12	14	CT_C4
CT_SCLK2	15	USER_I13	USER_I14	16	CT_NETREF1
CT_NETREF2	16	USER_I15	USER_I16	18	CT_NETREF2
GND	19	USER_I17	USER_I18	20	GND
MC_CLOCK	21	USER_I19	USER_I20	22	MC_CLOCK
CT_D1	25	USER_I21	USER_I22	24	MC_TX
CT_D2	26	USER_I23	USER_I24	26	MC_RX
CT_D3	27	USER_I25	USER_I26	28	CT_D2
VCC_2V5	32	USER_I27	USER_I28	30	VCC_2V5
CT_D5	35	USER_I29	USER_I30	32	CT_D5
CT_D6	36	USER_I31	USER_I32	34	CT_D6
CT_D7	38	USER_I33	USER_I34	36	CT_D7
CT_D8	39	USER_I35	USER_I36	38	CT_D8
VCC_3V	37	USER_I37	USER_I38	40	VCC_3V
VCC_2V5	38	USER_I39	USER_I40	42	VCC_2V5
CT_D13	43	USER_I041	USER_I042	44	CT_D14
CT_D15	45	USER_I043	USER_I044	46	CT_D15
CT_D17	47	USER_I045	USER_I046	48	CT_D17
GND	49	USER_I047	USER_I048	50	GND
CT_D21	52	USER_I049	USER_I050	54	CT_D22
CT_D23	54	USER_I051	USER_I052	56	CT_D24
CT_D25	55	USER_I053	USER_I054	58	CT_D26
VCC_3V	59	USER_I055	USER_I056	60	CT_D28
CT_D27	62	USER_I057	USER_I058	62	VCC_3V
CT_D29	63	USER_I059	USER_I060	64	CT_D30
CT_D31	65	USER_I061	USER_I062	66	JTAG_TCLK
JTAG_TSTCK	68	USER_I063	USER_I064	68	JTAG_TCK
JTAG_TDI	69	USER_I065	USER_I066	70	JTAG_TDO
CT_FR_COMP	71	USER_I067	USER_I068	72	CT_FR_COMP
CT_C16_POSITIVE	72	USER_I069	USER_I070	74	CT_C16_POSITIVE
CT_C2	75	USER_I071	USER_I072	76	CT_C2
CT_C4	76	USER_I073	USER_I074	78	MC_RESET
CT_SCLK2	77	USER_I075	USER_I076	80	CT_SCLK2
CT_NETREF1	78	USER_I077	USER_I078	82	CT_NETREF1
MC_RESET	79	USER_I079	USER_I080	84	MC_RESET

3 UTOPIA ports


Between MCA2 and Main board




Clock recovery pins




INTEL / Motorola CPU interface




H.100 Clocks and data




To control memories



PHY alarm signals to MCA2




To data memories







MCA2 Control signals



JTAG test signals:




UTOPIA Clocks



Place 3 Ground VIAs close to each side of the MCA2. See layout instructions for more detail.




Place two .1uF and two .01uF capacitors per side of the MCA2



Place Near CT_VDD Pins on MT90503




PHY alarm signals to MCA2



From MCA2



MCA2 Control signals



JTAG test signals:



UTOPIA Clocks



PHY alarm signals to MCA2



From MCA2



MCA2 Control signals



JTAG test signals:



UTOPIA Clocks

PHY alarm signals to MCA2

From MCA2

MCA2 Control signals

JTAG test signals:

UTOPIA Clocks

PHY alarm signals to MCA2

From MCA2

MCA2 Control signals

JTAG test signals:

UTOPIA Clocks

PHY alarm signals to MCA2

From MCA2

MCA2 Control signals

JTAG test signals:

UTOPIA Clocks

PHY alarm signals to MCA2

From MCA2

MCA2 Control signals

JTAG test signals:

UTOPIA Clocks

PHY alarm signals to MCA2

From MCA2

MCA2 Control signals

JTAG test signals:

UTOPIA Clocks

PHY alarm signals to MCA2

