










Spread the bulk decoupling capacitors on the board.



Spread the bulk decoupling capacitors on the board.








Spread the bulk decoupling capacitors on the board.










ZARLINK Semiconductor - Global Design Support




Title		Power Interface		
MT90502 Mezzanine Board				
Size A	Document Number 1000-002	Designed By:	Checked By:	Rev 01
Date: Friday, November 17, 2000		Sheet 2 of 9		




3 UTOPIA ports.
Between Main board and ACT1.




UTOPIA PHY clocks.
From PHYs A & B on Main Board
to FPGA on Mezzanine Board.




Sent to Mezzanine FPGA to identify
the board below it



Assembled on solder side of Mezzanine Card




177984-8, 79mm Plug
80x2 SMT
2100-00061




177984-8, 79mm Plug
80x2 SMT
2100-00061

Assembled on component side of Mezzanine Card




177983-8 SMT
Mezzanine receptacle
2100-00043




177983-8 SMT
Mezzanine receptacle
2100-00043


Place one 10uF and one .1uF
capacitor near the connector.



Place one 10uF and one .1uF
capacitor near the connector.



Place one 10uF and one .1uF
capacitor near the connector.



CT_C8_A	CT_C8_A
CT_C8_B	CT_C8_B
CT_FRAME_A	CT_FRAME_A
CT_FRAME_B	CT_FRAME_B
C16N	C16N
C16P	C16P
FRCOMP	FRCOMP
C2	C2
C4	C4
SCLK	SCLK
SCLKX2	SCLKX2
CT_NETREF1	CT_NETREF1
CT_NETREF2	CT_NETREF2
CT_MC	CT_MC
CT_D[31:0]	CT_D[31:0]

JTAG_TCK
 JTAG_TRST-
 JTAG_TMS
 JTAG_TDI
 JTAG_TDO



CF_CONF-	CF_CONF-
CF_DATA0	CF_DATA0
CF_DCLK	CF_DCLK
CF_STAT-	CF_STAT-
CF_DONE	CF_DONE
MF_NRESET	MF_NRESET

CPU_INT0-
CPU_INT1-

F_DED_IN[1:0] MF_DED_IN[1:0]

FPGA_IO[58:0] FPGA_IO[58:0]

NINT NINT




GND		J5A		J5B	
CT CB A	1	USER_I01	USER_I02	2	GND
CT CFAME A	5	USER_I03	USER_I04	4	CT CFAME B
CT CB B	6	USER_I05	USER_I06	5	GND
VCC -3V	9	USER_I07	USER_I08	10	VCC -3V
FRCOMP	11	USER_I09	USER_I10	12	CT
SCCKCK	16	USER_I11	USER_I12	14	CTCK
CT CTREFZ	17	USER_I13	USER_I14	16	CT CTREFH
GND	18	USER_I15	USER_I16	18	GND
GPI0	21	USER_I17	USER_I18	20	GPI0
GPI01	22	USER_I19	USER_I20	22	GPI02
CT D1	23	USER_I21	USER_I22	24	CT D1
CT D2	24	USER_I23	USER_I24	26	CT D2
VCC -2V5	27	USER_I25	USER_I26	28	VCC -2V5
CT D5	31	USER_I27	USER_I28	30	CT D5
CT D6	32	USER_I29	USER_I30	32	CT D6
CT D7	33	USER_I31	USER_I32	34	CT D7
CT D9	36	USER_I33	USER_I34	36	CT D9
CT D10	37	USER_I35	USER_I36	38	CT D10
CT D11	38	USER_I37	USER_I38	40	CT D11
CT D12	39	USER_I39	USER_I40	42	CT D12
CT D13	44	USER_I41	USER_I42	44	CT D14
CT D15	45	USER_I43	USER_I44	46	CT D15
CT D16	46	USER_I45	USER_I46	48	CT D16
GND	49	USER_I47	USER_I48	50	GND
CT D23	54	USER_I49	USER_I50	52	CT D23
CT D25	55	USER_I51	USER_I52	54	CT D24
VCC -5V	57	USER_I53	USER_I54	56	VCC -5V
CT D27	59	USER_I55	USER_I56	60	CT D26
CT D28	60	USER_I57	USER_I58	62	CT D28
CT D31	62	USER_I59	USER_I60	64	CT D30
CT D31	63	USER_I61	USER_I62	66	CT D31
JTAG TRST-	66	USER_I63	USER_I64	68	JTAG TRST-
JTAG TRST	69	USER_I65	USER_I66	70	JTAG TRST
CT CFAME	71	USER_I67	USER_I68	72	CT CFAME
CT CFONE	72	USER_I69	USER_I70	74	CT CFONE
CT CFONE	73	USER_I71	USER_I72	76	CT CFONE
CT CFONE	74	USER_I73	USER_I74	78	CT CFONE
CT CFONE	75	USER_I75	USER_I76	80	CT CFONE
CT CFONE	76	USER_I77	USER_I78	82	CT CFONE
CT CFONE	77	USER_I79	USER_I80	84	CT CFONE
CT CFONE	78	USER_I81	USER_I82	86	CT CFONE
CT CFONE	79	USER_I83	USER_I84	88	CT CFONE
CT CFONE	80	USER_I85	USER_I86	90	CT CFONE
CT CFONE	81	USER_I87	USER_I88	92	CT CFONE
CT CFONE	82	USER_I89	USER_I90	94	CT CFONE
CT CFONE	83	USER_I91	USER_I92	96	CT CFONE
CT CFONE	84	USER_I93	USER_I94	98	CT CFONE
CT CFONE	85	USER_I95	USER_I96	100	CT CFONE
CT CFONE	86	USER_I97	USER_I98	102	CT CFONE
CT CFONE	87	USER_I99	USER_I100	104	CT CFONE
CT CFONE	88	USER_I101	USER_I102	106	CT CFONE
CT CFONE	89	USER_I103	USER_I104	108	CT CFONE
CT CFONE	90	USER_I105	USER_I106	110	CT CFONE
CT CFONE	91	USER_I107	USER_I108	112	CT CFONE
CT CFONE	92	USER_I109	USER_I110	114	CT CFONE
CT CFONE	93	USER_I111	USER_I112	116	CT CFONE
CT CFONE	94	USER_I113	USER_I114	118	CT CFONE
CT CFONE	95	USER_I115	USER_I116	120	CT CFONE
CT CFONE	96	USER_I117	USER_I118	122	CT CFONE
CT CFONE	97	USER_I119	USER_I120	124	CT CFONE
CT CFONE	98	USER_I121	USER_I122	126	CT CFONE
CT CFONE	99	USER_I123	USER_I124	128	CT CFONE
CT CFONE	100	USER_I125	USER_I126	130	CT CFONE
CT CFONE	101	USER_I127	USER_I128	132	CT CFONE
CT CFONE	102	USER_I129	USER_I130	134	CT CFONE
CT CFONE					


177984-8, 7/9mm Plug
80x2 SMT
2100-00061

GND	J2A		GND
CT CS A	1	USER J01	USER J02
CT FRAME A	5	USER J03	USER J04
VECC SV	6	USER J05	USER J06
VECC SV	9	USER J09	USER J08
FRCPMT	11	USER J11	USER J12
SLCK2K	13	USER J013	USER J014
CT NETREF	15	USER J015	USER J016
GND	16	USER J017	USER J018
GP00	21	USER J20	GP02
CT D1	22	USER J019	CT D2
CT D1	25	USER J023	CT D24
CT D1	26	USER J027	CT D25
CT D1	27	USER J028	CT D26
CT D1	28	USER J029	CT D27
CT D1	31	USER J030	CT D28
CT D1	32	USER J031	CT D29
CT D1	33	USER J033	CT D30
CT D1	34	USER J035	CT D31
CT D1	35	USER J037	CT D32
VECC SV	39	USER J039	USER J040
CT D13	41		CT D14
CT D15	43	USER J041	USER J042
CT D17	45	USER J043	USER J044
CT D19	47	USER J045	USER J046
GND	49	USER J047	USER J048
CT D21	51	USER J049	CT D22
CT D23	53	USER J051	CT D24
CT D25	55	USER J053	CT D26
VECC SV	58	USER J055	USER J056
CT D27	59	USER J057	CT D28
CT D29	61	USER J059	CT D30
CT D31	63	USER J061	CT D32
JTAG TRST	65	USER J063	CT D34
JTAG TCK	66	USER J065	CT D36
JTAG TMS	69	USER J067	CT D38
CF CONP	71	USER J069	CT D40
CF CONP	72	USER J071	CT D42
CF DONE	75	USER J073	CT D44
CF DONE	76	USER J075	CT D46
CF DONE	77	USER J077	CT D48
CF DONE	78	USER J079	CT D50
CF DONE	79	USER J081	CT D52
CF DONE	80	USER J083	CT D54
CF DONE	81	USER J085	CT D56
CF DONE	82	USER J087	CT D58
CF DONE	83	USER J089	CT D60
CF DONE	84	USER J091	CT D62
CF DONE	85	USER J093	CT D64
CF DONE	86	USER J095	CT D66
CF DONE	87	USER J097	CT D68
CF DONE	88	USER J099	CT D70
CF DONE	89	USER J101	CT D72
CF DONE	90	USER J103	CT D74
CF DONE	91	USER J105	CT D76
CF DONE	92	USER J107	CT D78
CF DONE	93	USER J109	CT D80
CF DONE	94	USER J111	CT D82
CF DONE	95	USER J113	CT D84
CF DONE	96	USER J115	CT D86
CF DONE	97	USER J117	CT D88
CF DONE	98	USER J119	CT D90
CF DONE	99	USER J121	CT D92
CF DONE	100	USER J123	CT D94
CF DONE	101	USER J125	CT D96
CF DONE	102	USER J127	CT D98
CF DONE	103	USER J129	CT D100
CF DONE	104	USER J131	CT D102
CF DONE	105	USER J133	CT D104
CF DONE	106	USER J135	CT D106
CF DONE	107	USER J137	CT D108
CF DONE	108	USER J139	CT D110
CF DONE	109	USER J141	CT D112
CF DONE	110	USER J143	CT D114
CF DONE	111	USER J145	CT D116
CF DONE	112	USER J147	CT D118
CF DONE	113	USER J149	CT D120
CF DONE	114	USER J151	CT D122
CF DONE	115	USER J153	CT D124
CF DONE	116	USER J155	CT D126
CF DONE	117	USER J157	CT D128
CF DONE	118	USER J159	CT D130
CF DONE	119	USER J161	CT D132
CF DONE	120	USER J163	CT D134
CF DONE	121	USER J165	CT D136
CF DONE	122	USER J167	CT D138
CF DONE	123	USER J169	CT D140
CF DONE	124	USER J171	CT D142
CF DONE	125	USER J173	CT D144
CF DONE	126	USER J175	CT D146
CF DONE	127	USER J177	CT D148
CF DONE	128	USER J179	CT D150
CF DONE	129	USER J181	CT D152
CF DONE	130	USER J183	CT D154
CF DONE	131	USER J185	CT D156
CF DONE	132	USER J187	CT D158
CF DONE	133	USER J189	CT D160
CF DONE	134	USER J191	CT D162
CF DONE	135	USER J193	CT D164
CF DONE	136	USER J195	CT D166
CF DONE	137		


177983-8 SMT
Mezzanine receptacle
2100-00043




177983-8 SMT
Mezzanine receptacle
2100-00043






Bank A



From Mezzanine FPGA





Clocks for memory interface




This second SSRAM Part is optional


This second SDRAM part is only used for parity on test boards. It is not needed by the MT90502.




Place 1 Ground VIA test point close to each side of each memory. When two memories are facing each other, only use 1 test point. See layout instructions for more detail.





Place one .1uF and one .01uF capacitor per side of each SDRAM.




Place one .1uF and one .01uF capacitor per side of each SSRAM.



Bank B



Place 1 Ground VIA test point close to each side of each memory. When two memories are facing each other, only use 1 test point. See layout instructions for more detail.



Place one .1uF and one .01uF capacitor per side of each SDRAM.

The diagram shows a memory bus configuration with eight SDRAM components (C1 through C8) connected to a common data bus. Each component is labeled with its value (1uF 50V 10% and .01uF 50V 10%) and its part number (C1500-00053 or C1500-00027). The bus is connected to VCC_3.3V and GND.

Place one .1uF and one .01uF capacitor per side of each SSRW.

C89 .1uF 50V 10%
Cap. 0005
1500-00053

C87 .1uF 50V 10%
Cap. 0005
1500-00053

C86 .1uF 50V 10%
Cap. 0005
1500-00053

C55 .1uF 50V 10%
Cap. 0005
1500-00053

C14 .1uF 50V 10%
Cap. 0005
1500-00027

C57 .1uF 50V 10%
Cap. 0005
1500-00027

C10 .1uF 50V 10%
Cap. 0005
1500-00027

C90 .1uF 50V 10%
Cap. 0005
1500-00027

OVC_3

