

## SLIC Devices Applications of the Zarlink SLIC Devices SLIC Device Dial Pulse Performance

**Application Note** 

#### APPLICATION NOTE

In a Zarlink SLIC-based line circuit, the opening and closing of the dial switch produces a stream of dial pulses at the loop detector logic output pin (DET). Before it begins decoding the dial pulses, the exchange processor must often eliminate false pulses caused by contact bounce in the dial switch.

To accomplish contact debouncing, the processor usually takes several samples during the period of each of the pulses emanating from the DET pin of the SLIC device. If the level at DET does not change for a given number of samples, then the DET level is interpreted as valid. It is necessary that the processor receives an adequate number of samples to accomplish this task. The amount of available time for processor debouncing is reduced when the SLIC device introduces a small amount of delay difference between loop-open and loop-closure detection. This delay difference results in what is commonly referred to as dial pulse distortion.

The purpose of this application note is to describe and quantify expected dial pulse distortion in a Zarlink SLICbased line circuit. Using the data presented here, the linecard designer can optimize hardware and software for the best possible dial pulse performance.

## PRIMARY FACTORS AFFECTING DIAL PULSE DISTORTION

Figure 1 is a simplified functional diagram showing the essential parts of the SLIC device that determine dial pulse performance. For simplicity, the diagram is only a single-ended representation of the longitudinally balanced, double-ended, two-wire circuit actually implemented.

This is a simplified single-ended model where only single pins A/B and HPA/B represent A, B, HPA, and HPB, respectively. The single current amplifier K1 represents the combination of the Line A and Line B power amplifiers that are actually on the chip.

If the dial switch shown in Figure 1 is in the closed position, current  $I_L$  flows through load resistor  $R_L$ . The DC feed characteristics programmed by  $R_{DC1}$  and  $R_{DC2}$  determine the magnitude of this current that the line current sense amplifier detects as the voltage drop across resistor  $R_{SENSE}$ . The current sense amplifier feeds a current out of the  $R_D$  pin that is 375 (see Note) times smaller than the actual loop current. Voltage  $V_{RD}$ , which is proportional to the loop current, is generated across resistor  $R_D$ . This voltage is compared, internally, to a 1.25 V reference. If  $V_{RD}$  is greater than the reference, the DET pin drops to a logic Low, indicating a switch closure. Capacitor  $C_D$  is connected across  $R_D$  to filter out any high-frequency noise components that may cause a false switch-closure or switch-open detection.

Major dial pulse delays are introduced at the SLIC R<sub>D</sub> pin as a result of the presence of capacitor C<sub>D</sub>. Exponential rise and fall times of voltage V<sub>RD</sub> cause delays between the time of a dial switch operation and the time when the DET output voltage reacts. As illustrated in Figure 2, the amount of time between a dial switch open and a logic High transition on the DET pin is Td open and the time from a dial switch on to a DET logic Low is Td closed. The difference between them (Td open–Td closed) is defined as the amount of dial pulse delay distortion in the system.

In addition to the dependence of the dial pulse delays on  $R_D$  and  $C_D$ , the delays also depend, to a large extent, on the level of DC current in the telephone line. A lower programmed loop current means less delay from a dial switch open to a logic High at the DET pin. The reason for this can be seen by observing the  $V_{RD}$  waveform in Figure 2. When the dial switch goes off, a lower level of loop current means a lower initial  $V_{RD}$  voltage that requires less time to decay to the 1.25 V reference level. Conversely, when the dial switch closes, a lower level of loop current means that  $V_{RD}$  is charging to a lower level and needs more time to reach the reference level.

#### Note:

Refer to the specific data sheet of each SLIC device for the actual value in the off hook detector current threshold. 375 is standard for most SLIC devices.







Equations 1a, 1b, and 2 describe the primary effects of  $R_D$ ,  $C_D$ , and  $I_L$  on dial switch delay times and can be used to compute the values of Td open and Td closed shown in Figure 2.

- (1a) Td open =  $R_D C_D = In \left(\frac{I_L R_D}{365}\right); I_L < \frac{1900}{R_D}$
- (1b) Td open = 1.65  $R_D C_D; I \ge \frac{1900}{R_D}$

(2) Td closed = 
$$R_D C_D ln \left(1 - \frac{365}{l_L R_D}\right)$$

Because the voltage swing of  $V_{RD}$  is limited to approximately 6.5 V above  $V_{EE}$ , Equations 1a and 1b describe Td open. Equation 1a is valid below 6.5 V and Equation 1b is valid at 6.5 V.

Of course, these equations are valid only when  $I_L$  is greater than the loop detection threshold current determined by resistor  $R_{D_L}$ 

$$I_L > \frac{365}{R_D}$$

## SECONDARY FACTORS

Equations 1a, 1b, and 2 only describe the primary causes of the dial pulse delay due to  $R_D$ ,  $C_D$ , and loop current. However, components  $C_{HP}$ ,  $R_{DC1}$ ,  $R_{DC2}$ ,  $C_{DC}$ , and the SLIC device chip itself can create second order effects. These effects, under some line conditions, can be significant.

One factor is the shorting circuit in the SLIC device that activates when the voltage between the A and B pins suddenly changes because of a switch hook or a dial switch operation. This circuit helps the SLIC to quickly adapt to new levels of line current and line voltage. The currents flowing through this circuit can influence the dial pulse delay particularly at lower loop current detection threshold settings.

Immediately after a dial switch opening, current from the output amplifiers has no other course but to flow through the  $R_{SENSE}$  and shorting circuit while charging capacitor  $C_{HP}$ . This charge delays the detection of a dial switch opening.

After a switch closure,  $C_{HP}$  rapidly dumps its small charge through the trigger circuit into the load (not through  $R_{SENSE}$ ). Therefore,  $C_{HP}$  does not introduce delay in the detection of a dial switch closure. Delay in this case results from the charging time of  $C_{DC}$ .

Figure 3 illustrates these effects by showing the response of  $V_{RD}$  with and without capacitor  $C_D$  connected. The  $V_{RD}$  waveform produced with  $C_D$  disconnected is an unfiltered representation of the actual current being delivered by the SLIC power amplifiers.

In Figure 3, the dial switch goes from closed to open at t=0. Inspection of the  $C_D=0$  curve shows that the  $C_{HP}$  charging current begins at t=0 and lasts for approximately 1.2 ms.  $V_{RD}$  will take longer to decay to the 1.25-V threshold level when  $C_D$  is connected. This causes Td open to increase slightly.

When the loop goes from switch open to switch closed, the output amplifiers try to deliver the programmed current. The amplifiers cannot do this immediately because of the charging of  $C_{DC}$  with a time constant  $\tau_{dc}$  determined by  $R_{DC1}$ ,  $R_{DC2}$ , and  $C_{DC}$ . The loop current rises with the same time constant to its final value.

In this case, when  $C_D$  is connected, Td closed will depend mainly on the delay caused by  $R_D$  and  $C_D$ , and on the delay caused by  $\tau_{dc}$ .





#### **SLIC Devices**

The graphs of Figure 4a through Figure 4h show the typical dependence of dial pulse delays, Td closed and Td open, on loop current. Curves for two sets of  $R_D$  and  $C_D$  values are included for resistance feed and for current feed devices. The curves shown are valid only for Le7957X/Le79M57X resistance feed SLIC devices and for Le7942, Le79555, and Le7953X/Le79M53X current feed SLIC devices intended for –48 V battery operation. These curves can be used to estimate dial pulse distortion for most circuit configurations and line conditions. (These curves may also apply to other Zarlnk SLIC devices with similar gains and scaling constants. Consult individual data sheets for these parameters.)

As a reference, the ideal delay caused by  $R_D$  and  $C_D$  (described by Equation 2) is shown on each graph.

For example, assume the following conditions:

Loop current, I<sub>L</sub> = 40 mA

 $R_{DC1} = R_{DC2} = 20 \text{ k}\Omega$ 

 $C_{\text{DC}}$  = 0.15  $\mu$ F

 $C_{HP}$  = 0.33  $\mu$ F

 $R_{D} = 51.1 \text{ k}\Omega$ 

 $C_{D} = 0.01 \ \mu F$ 

$$\tau_{dc} = \frac{R_{DC1} R_{DC2}}{R_{DC1} + R_{DC2}} C_{DC} = 1000 \bullet 0.15 \bullet 10^{-6}$$

 $= 1.5 \bullet 10^{-6} = 1.5 \text{ ms}$ 

Td closed (from Figure 4a) = 0.75 ms

Td open (from Figure 4b) = 1.35 ms

Dial pulse distortion = Td open – Td closed

= 1.35 ms – 0.75 ms = 0.6 ms









Figure 4b. Td open versus  $I_L$  for Various  $C_{HP}$  (Resistance Feed Devices



Loop Current, I<sub>L</sub> (mA) —\_\_\_\_ Plot of Equation 2

 $R_{D}$ =36.5 k $\Omega$   $C_{D}$ =0.015  $\mu$ F





 $R_{D}$ =36.5 k $\Omega$   $C_{D}$ =0.015  $\mu$ F

Figure 4d. Td open Versus I<sub>L</sub> (Resistance Feed Devices)

 $\mathsf{C}_{\mathsf{HP}}$ 







 $R_{\rm D}$ =36.5 kΩ  $C_{\rm D}$ =0.015 μF





## **COMPONENT RECOMMENDATIONS**

For optimum linecard performance, it is recommended that the following guidelines be considered when selecting values for R<sub>D</sub>, C<sub>D</sub>,  $\tau_{dc}$ , and C<sub>HP</sub>.

Component	Value Range	Comments
R <sub>D</sub>	Less than or equal to 51 k $\Omega$	Values greater than 51 $k\Omega$ may lead to unacceptable switch hook detection delays.
CD	0.01 µF	Ensures high frequency noise rejection. (Other values can be used, depending on system requirements.)
$\tau_{dc}$ (see Note 1)	0.05 to 1.5 ms	<ul> <li>Higher values may lead to:</li> <li>1. Low DC loop stability margins, particularly with complex AC impedance synthesis networks</li> <li>2. Increased Td closed.</li> <li>Lower values may increase the idle channel noise in the antisaturation region.</li> </ul>
C <sub>HP</sub>	0.22 to 0.47 µF	Higher values lead to increased Td open. Lower values lead to an increase of longitudinal voltage generation and possible reduction of DC feed control loop stability margins.

#### Note:

1. To ensure adequate DC control loop stability margins:  $C_{HP} \ge \frac{\tau_{dc}}{5000}$ 



# For more information about all Zarlink products visit our Web Site at:

www.zarlink.com

Information relating to products and services furnished herein by Zarlink Semiconductor Inc. trading as Zarlink Semiconductor or its subsidiaries (collectively "Zarlink") is believed to be reliable. However, Zarlink assumes no liability for errors that may appear in this publication, or for liability otherwise arising from the application or use of any such information, product or service or for any infringement of patents or other intellectual property rights owned by third parties which may result from such application or use. Neither the supply of such information or purchase of product or service conveys any license, either express or implied, under patents or other intellectual property rights owned by Zarlink or licensed from third parties by Zarlink, whatsoever. Purchasers of products are also hereby notified that the use of product in certain ways or in combination with Zarlink, or non-Zarlink furnished goods or services may infringe patents or other intellectual property rights.

This publication is issued to provide information only and (unless agreed by Zarlink in writing) may not be used, applied or reproduced for any purpose nor form part of any order or contract nor to be regarded as a representation relating to the products or services concerned. The products, their specifications, services and other information appearing in this publication are subject to change by Zarlink without notice. No warranty or guarantee express or implied is made regarding the capability, performance or suitability of any product or service. Information concerning possible methods of use is provided as a guide only and does not constitute any guarantee that such methods of use will be satisfactory in a specific piece of equipment. It is the user's responsibility to fully determine the performance and suitability of any equipment using such information and to ensure that any publication or data used is up to date and has not been superseded. Manufacturing does not necessarily include testing of all functions or parameters. These products are not suitable for use in any medical products whose failure to perform may result in significant injury or death to the user. All products and materials are sold and services provided subject to Zarlink's conditions of sale which are available on request.

Purchase of Zarlink's I<sup>2</sup>C components conveys a licence under the Philips I<sup>2</sup>C Patent rights to use these components in an I<sup>2</sup>C System, provided that the system conforms to the I<sup>2</sup>C Standard Specification as defined by Philips.

Zarlink, ZL, the Zarlink Semiconductor logo are trademarks, and Legerity, the Legerity logo and combinations thereof are registered trademarks of Zarlink Semiconductor Inc. All other trademarks and registered trademarks are the property of their respective owners.

© 2007 Zarlink Semiconductor Inc. All Rights Reserved.

TECHNICAL DOCUMENTATION - NOT FOR RESALE