

Introduction [\(Ask a Question\)](#)

Thank you for your interest in Microchip's Libero Integrated Design Environment (IDE) v9.2 SP4.

System Requirements [\(Ask a Question\)](#)

See the [System Requirements](#) on the web for more information regarding operating system support and minimum system requirements.

Libero IDE v9.2 and its service packs require runtime components of Microsoft Visual C++ libraries. If a Libero IDE application fails to start, download and install one of the following packages:

- For 32-bit architecture install [Microsoft Visual C++ 2008 SP1 Redistributable Package \(x86\)](#)
- For 64-bit architecture install [Microsoft Visual C++ 2008 SP1 Redistributable Package \(x86\)](#)

Setup instructions for Red Hat Enterprise Linux OS can be found on the [Libero IDE Documents](#) webpage.

Note: All tools within the Libero IDE software suite only support installation, execution, and project manipulation on disk partitions that are 2 TB or smaller. If either the Libero install, the HOME directory or the Libero project folder is located on a partition that is larger than 2 TB, file access errors or tool crashes might occur.

Download Libero IDE v9.2 SP4 [\(Ask a Question\)](#)



Important: Libero IDE v9.2 SP4 is a full installer that includes Libero IDE v9.2 , Libero IDE v9.2 SP1, Libero IDE v9.2 SP2, Libero IDE v9.2 SP3 installers. You do not need to install Libero IDE v9.2 and its service packs separately if you install Libero IDE v9.2 SP4 software.

Download Libero IDE v9.2 SP4 from the [Libero IDE](#) downloads page.

Table of Contents

Introduction.....	1
System Requirements.....	1
Download Libero IDE v9.2 SP4.....	1
1. What's New.....	3
1.1. Libero IDE v9.2 SP4.....	3
1.2. Libero IDE v9.2 SP3.....	3
1.3. Libero IDE v9.2 SP2.....	3
1.4. Libero IDE v9.2 SP1.....	3
1.5. Libero IDE v9.2.....	3
2. Software Fixes and Enhancements.....	5
2.1. Libero IDE v9.2 SP4.....	5
2.2. Libero IDE v9.2 SP3.....	5
2.3. Libero IDE v9.2 SP2.....	5
2.4. Libero IDE v9.2 SP1.....	5
2.5. Libero IDE v9.2.....	6
3. Known Limitations, Issues, and Workarounds.....	8
3.1. AX-Generated Clocks Issue with SP3.....	8
3.2. Repeated Clock-to-Out Entries in SmartTime (RTAXS).....	8
3.3. Synplify Pro will Not Run in Batch Mode with a Node-Locked License.....	8
3.4. Unresponsive Buttons on Linux.....	8
3.5. Drag and Drop of Catalog Components to SmartDesign Canvas May Stop Working when Using VNC on Linux.....	8
3.6. JTAG Reset Option Description in the Online Help is Incorrect.....	8
3.7. FlashPro Issues Previously Reported in Libero IDE v9.0 SP3 Release Notes.....	9
4. Additional Third-Party Tools and Documentation.....	10
5. Revision History.....	11
Microchip FPGA Support.....	12
The Microchip Website.....	12
Product Change Notification Service.....	12
Customer Support.....	12
Microchip Devices Code Protection Feature.....	13
Legal Notice.....	13
Trademarks.....	13
Quality Management System.....	14
Worldwide Sales and Service.....	15

1. What's New [\(Ask a Question\)](#)

1.1 Libero IDE v9.2 SP4 [\(Ask a Question\)](#)

Libero IDE v9.2 SP4 includes:

- Linux RHEL 7 support
- CentOS7 support
- New versions of Synplify Pro AE P-2019.03A-SP1 (Windows and Linux) and Identify AE P-2019.03A-SP1 (Windows only)

1.2 Libero IDE v9.2 SP3 [\(Ask a Question\)](#)

Libero IDE v9.2 SP3 includes:

- The Global Set Fuse option is removed from the Generate Programming Files UI in this service pack, which eliminates the option to use internal Power-on Reset circuits to establish flip-flop states at power-up. To correctly establish the power-up states of flip-flops, Microchip recommends the use of an external Power-on Reset circuit.
- Fixes for the SDF back annotated simulation.

1.3 Libero IDE v9.2 SP2 [\(Ask a Question\)](#)

Libero IDE v9.2 SP2 includes:

- Use of the ProASIC®3 A3PE1500 for RT prototyping with the Free Gold license
- New MX packages for customers migrating from ACT1 and ACT2 devices

1.4 Libero IDE v9.2 SP1 [\(Ask a Question\)](#)

Libero IDE v9.2 SP1 includes:

- Use of the ProASIC®3 A3PE3000 for RT prototyping with the Free Gold license
- Fixes a Designer runtime error introduced in v9.2
- Allows A3PE high-effort layout for RT prototyping

1.5 Libero IDE v9.2 [\(Ask a Question\)](#)

Libero IDE v9.2 includes timing enhancements for RTAX™-S/SL/DSP and Axcelerator® FPGA families. This version also updates the routing of long delay lines in RTAX4000S/SL/DSP FPGAs and adds a new design rule check to RTAX-S/SL/DSP pipeline SRAM

1.5.1 ACT-to-MX Migration Table [\(Ask a Question\)](#)

A Tcl script is available to facilitate your design migration. To download the Tcl script, see Application Note AC399 and Application Note AC405.

Table 1-1. ACT1/40MX

ACT1		40MX	
A1010B	84 CPGA	A40MX02	84 CPGA
A1020B	84 CPGA	A40MX04	84 CPGA
A1020B	84 CQFP	A40MX04	84 CQFP

Table 1-2. ACT2/42MX

ACT2		42MX	
A1240A	144 PQFP	A42MX09	144 PQFP
A1240A	132 CPGA	A42MX09	132 CPGA
A1280A	172 CQFP	A42MX16	172 CQFP

.....continued

ACT2		42MX	
A1280A	176 CPGA	A42MX16	176 CPGA

1.5.2 New Implementation of Min-Max Timing Analysis for RTAX™-S/SL/DSP FPGAs [\(Ask a Question\)](#)

Libero IDE v9.2 includes timing enhancements for Hold Check under Worst Case and Setup Check under Best Case timing analysis for RTAX™-S/SL/DSP and Axcelerator FPGAs. Please read Application Note [AC395: RTAX-S/SL/DSP Timing Analysis Using Libero IDE v9.2](#) for details. This document describes a detailed max-min analysis of the external setup and hold time and clock-to-output time for a synchronous design implemented in Microsemi RTAX™- S/SL/DSP FPGAs. We recommend four-corner timing analysis on RTAX-S/SL/DSP and AX designs. See Customer Notification CN1410.

1.5.3 Routing Change for RTAX4000S and RTAX4000 [\(Ask a Question\)](#)

Libero IDE 9.2 implements a routing constraint on RTAX4000S and RTAX4000D designs. The router will not create connections using more than four unbuffered long lines. This change to routing behavior is intended to avoid long propagation delays in RTAX4000S and RTAX4000D designs. For more information, see Customer Notification CN1412.

1.5.4 AX/RTAX-S/RTAX-D Pipeline SRAM Issue [\(Ask a Question\)](#)

Libero IDE v9.2 provides a new SRAM design rule check (DRC) put in place for RTAX and AX designs. This check will prevent the usage of a pipeline SRAM configuration which can result in a race condition in the SRAM. For more information, see Customer Notification CN1411.

1.5.5 Designer is No Longer Available from the Programs > Microsemi Libero IDE v9.2 List [\(Ask a Question\)](#)

Select **Libero IDE v9.2**.

Alternatively, you can double-click

<installation_path>\Microsemi\Libero_v9.2\Designer\bin\designer.exe.

2. Software Fixes and Enhancements [\(Ask a Question\)](#)

2.1 Libero IDE v9.2 SP4 [\(Ask a Question\)](#)

The following table lists the software fixes and enhancements in Libero IDE v9.2 SP4.

Table 2-1. Software Fixes and Enhancements in Libero IDE v9.2 SP4

Family	Description
All	RHEL 7 support for Libero IDE: C-set was rejected.
AX	IOPAD_BI bibuf timing shows zero delay on D-to-Y and E-to-Y.
RTAXS	Add design-specific export of IBIS model for RTAX250S.
RTAX	Make 4-corner analysis requirement easier and more obvious after layout is complete.
AX RTAXS	When layout is complete, generate a timing violation report that covers all 4-corners.

2.2 Libero IDE v9.2 SP3 [\(Ask a Question\)](#)

The following table lists the software fixes and enhancements in Libero IDE v9.2 SP3.

Table 2-2. Software Fixes and Enhancements in Libero IDE v9.2 SP3

Customer Case	Description
493642-1764988552	Presynthesis simulation of Two Port RAM is not as expected.
493642-1800456531, 493642-1858459527	Designer Generate 0.00 as min time for RTSX-SU.
493642-1869957150	RTSX72SU simulation issue.
493642-1874661784	No ref clk available when create a generated clk.
493642-1911587871	Exporting SmartTime .sdc timing constraints after compile step gets appended with additional paths.
493642-1743158292	RTAX/AX: Remove global set fuse selection option from Generate Programming Files UI.
493642-2053959082	ARTSX-SU post-layout SDF shows 0 delay for all macros in best case.

2.3 Libero IDE v9.2 SP2 [\(Ask a Question\)](#)

The following table lists the software fixes and enhancements in Libero IDE v9.2 SP2.

Table 2-3. Software Fixes in Libero IDE v9.2 SP2

Customer Case	Summary
493642-1668140385	SXS SDC: TDPR crashes if length of clock constraint exceeds 100 chars.
	Incorrect SDC conversion.
493642-1676544432,493642-1720933183	9.2SDF does not match Tmin best number.
493642-1657158666	Timing report has incorrect External Setup with EMD.
	SmartPower reports 1/2 power for RTAX LVDS I/Os.
	Add A3PE1500 for RT Prototyping.

2.4 Libero IDE v9.2 SP1 [\(Ask a Question\)](#)

The following table lists software fixes and enhancements in Libero IDE v9.2 SP1.

Table 2-4. Issues Fixed in Libero IDE v9.2 SP1

Case Number	Description
57490	Fixes a v9.2 problem that prevents running high-effort layout for A3PE devices.

.....continued

Case Number	Description
57773	Fixes runtime error when executing Designer in Libero IDE 9.2 using Gold license.
56282	Add A3PE3000 to the free Libero Gold license.

2.5 Libero IDE v9.2 [\(Ask a Question\)](#)

The following table lists the software fixes and enhancements in Libero IDE v9.2. We recommend you to see your Technical Support Hotline Case Number for more information.

Table 2-5. Software Fixes and Enhancements in Libero IDE v9.2

Case Number	Product	Summary
1-40412951	Synopsys	Need attribute to control AX DFM* macro inference.
489394-107140793	VHDL Library	Inconsistent data in the DP RAM when the data is read back out..
489394-178835093		
493642-30133523		
493642-32925603		
493642-559503196		
489394-198764592	SmartTime	Running data sheet report in SmartTime corrupts timing data in subsequent analysis.
489394-399717782	Misc	RHEL6-Request for newer MOTIF Library Support in Libero Linux.
493642-1028036568	Timing	RTAX-S/SL/DSP External Setup decreased when temperature increased.
493642-1063001761	Designer	Creating ANTIFUSESTATS report causes different AFM file.
493642-1196381888	Compile	Libero v9.1 SP5 Designer crashes when an ADB created with Libero 9.1.3 is opened.1
493642-1215350914	Designer	Designer crash during layout stage..
493642-1215350914	Designer	Excessively long instance names causes crash during layout.
493642-1219970789	Designer	RTSX-SU Prototyping flow for CQ84 is not implemented.
493642-1231776798	Timing	SXA/SNet delay no change between FF to Latch even place a new location
493642-1296864192	Timing	Re-opening a saved ADB does not keep the min delay analysis.
493642-1355056818	Timing	Tcl command <code>st_expand_path</code> does not generate complete report in CSV format.
493642-1412481392	Timing	RH1280 design has large delay on bidirectional bus.
493642-1458982040	Timing	Best case analysis considers nonzero Krad (radiation).
493642-1474493016	CAE	AX Vital lib has wrong if statement.
493642-1494513598	Timing	Timing-driven layout crashes in Libero 9.1 SP5.
493642-1495486649	SmartGen	RTAX_COUNTER: Compact counter does not function correctly at 26th bit and onward.
493642-1499505826	Layout	Prototyping file generation is crashing.
493642-1503387344	Timing	RTAX4000D: EMD factors still in default values.
493642-1503387344	Timing	RTAX4000S-1 speed grade factor on nets is not correct.
493642-1503683041	Timing	Max/Min delay constraints enhancements.
493642-1523263801	Timing	SmartTime issue with cross clock domain timing analysis.
493642-1529815451	Timing	Incorrect clock constraint on inter-clock domain analysis.
493642-1539844086	Timing	Timing difference between SmartTime GUI and timing report.
493642-1552954572	VHDL Library	APA Dynamic PLL simulation model issue.
493642-25401413	Synopsys	Netlist Implementation of 40MX and 42MX.
493642-553205603	SmartTime	Constraints coverage report fails to recognize constraints.

.....continued

Case Number	Product	Summary
493642-622346682	SmartTime	Enhance data sheet reporting functionality.
493642-624269471	Synopsys	Using <code>syn_maxfan</code> and <code>syn_noclockbuf</code> , but signals are still buffered.
493642-744434833	Compile	Optimized netlist is dropping INV from the original netlist.
493642-752234875, 493642-1510861284	Compile	Port missing after publishing the Designer block.
493642-87097473	SmartTime	Constraint Coverage Report.
93642-945599141	SynplifyPro	Post-synthesis simulation failed with Synplify Pro ME 2010.09A-1 and <code>speed_grade=STD</code> .

3. Known Limitations, Issues, and Workarounds [\(Ask a Question\)](#)

3.1 AX-Generated Clocks Issue with SP3 [\(Ask a Question\)](#)

Users may see an issue (crash) with Timing-driven Place and Route or Timing analysis when an AX design has a PLL and the timing constraints file has a generated clock constraint (that is, `create_generated_clock` constraint) on the PLL output clocks. To get around this issue, users can use `create_clock` constraint (that is, `create_clock`) on the PLL output.

3.2 Repeated Clock-to-Out Entries in SmartTime (RTAXS) [\(Ask a Question\)](#)

SmartTime clock-to-output incorrectly displays multiple repeated entries (i.e., fills to the “number of paths” limit with repeats). As a result, no other signals can be accessed from the summary level.

Workaround: The repetition is due to the generated clock on the output port. It is possible to see other paths in the same set by temporarily removing the generated clock or by explicitly looking for paths to a specific output.

3.3 Synplify Pro will Not Run in Batch Mode with a Node-Locked License [\(Ask a Question\)](#)

If you want to run Synplify Pro ME in batch mode you need a floating license. Floating licenses for Libero Gold are free. If you are purchasing Libero Platinum, request a floating license product. If you have a Libero Platinum node-locked license and want to exchange it for floating, please contact [customer support](#).

3.4 Unresponsive Buttons on Linux [\(Ask a Question\)](#)

Buttons (**Close**, **Browse**, **OK**, **Cancel**, **Next**, **Back**, etc.) in the configurators and dialog boxes may be unresponsive to mouse clicks when the window is first opened.

Workaround: Move the entire dialog box slightly. The buttons will then respond.

Also, some of the buttons (such as **Execute Script** dialog buttons) must be double-clicked, which is not typical button behavior.

3.5 Drag and Drop of Catalog Components to SmartDesign Canvas May Stop Working when Using VNC on Linux [\(Ask a Question\)](#)

Use one of the following workarounds to solve the issue:

- Right-click the selected core in the Catalog and choose **Instantiate in SmartDesign**.
- Exit Libero. Create a new VNC session and log back in to the machine. Start Libero. The drag-and-drop feature will be enabled.

3.6 JTAG Reset Option Description in the Online Help is Incorrect [\(Ask a Question\)](#)

RTAX-S enables you to program an internal pull-up resistor for the JTAG TRST pin. This option is available in the Programming dialog box. The help topic for this dialog box is INCORRECT. It says:

Use the JTAG reset pull-up resistor - Forces the JTAG circuitry to constantly be in RESET. Microsemi recommends that you use this option. The correct statement is:

Use the JTAG reset pull-up resistor – Programs the pull-up and forces TRST to HIGH so that it will not reset the Tap controller.

3.7 FlashPro Issues Previously Reported in Libero IDE v9.0 SP3 Release Notes [\(Ask a Question\)](#)

Table 3-1. FlashPro Issues Previously Reported in Libero IDE v9.0 SP3 Release Notes

Issue	Description
23423- Error when using Inspect Device if JTAG chain is constructed by performing Auto-Chain Construction.	If the JTAG chain is constructed automatically by selecting Construct Chain Automatically in the Configuration menu, and you click the Inspect Device button, you will see the following error: Error: Cannot initialize debug engine: Cannot initialize the programmer: No available Actel products found on USB port. Workaround: Option 1: Construct the device chain by manually specifying the list of devices in the chain using the Add Actel Device or Add non-Actel Device options, and save the FlashPro project. Option 2: Manually resolve the device by selecting the Actel device that is in the chain, and save the FlashPro Project. Option 3: Load the programming file for the devices in the chain; execute <code>read_idcode</code> action in the programming files, and save the FlashPro Project.
6871- Cannot load the same PDB for multiple devices or copy and paste.	Workaround: Use STAPL files. Generate STAPL files from Libero IDE or FlashPro.
6859- When using FlashPro programmer with Windows Vista operating system, the Refresh/Rescan may remove the programmer from the programmer list.	Workaround: Restart the FlashPro software. This action will refresh the list of programmers.

4. Additional Third-Party Tools and Documentation [\(Ask a Question\)](#)

The following versions of third-party tools are included with Libero IDE v9.2 SP4. Future releases of Synopsys ME tools will be released stand-alone as they become available.

- Synplify AE P-2019.03A-SP1
- Identify AE P-2019.03A-SP1
- Symphony Model Compiler ME I-2013.09M-1
- ModelSim10.2c ME

Note: If you are using Libero IDE v9.2 SP3 on the Windows 10 platform, you must install [ModelSim ME v10.5c](#) standalone software to simulate your design.



Important: To run Symphony Model Compiler ME, you must have [MATLAB/Simulink](#) by MathWorks installed with a current license. You cannot run Symphony Model Compiler ME without MATLAB/Simulink. MATLAB/Simulink [licenses](#) must be obtained from [MathWorks](#).

Additional References

For more information, refer to the following documentation.

- [ModelSim® ME](#)
- [Synopsys Synplify Pro ME Release Notes](#)
- [Identify ME](#)
- [Symphony Model Compiler ME](#)

5. Revision History [\(Ask a Question\)](#)

Revision	Date	Description
B	09/2023	Updated the 2. Download Libero IDE v9.2 SP4 section.
A	04/2021	Initial Revision

Microchip FPGA Support

Microchip FPGA products group backs its products with various support services, including Customer Service, Customer Technical Support Center, a website, and worldwide sales offices. Customers are suggested to visit Microchip online resources prior to contacting support as it is very likely that their queries have been already answered.

Contact Technical Support Center through the website at www.microchip.com/support. Mention the FPGA Device Part number, select appropriate case category, and upload design files while creating a technical support case.

Contact Customer Service for non-technical product support, such as product pricing, product upgrades, update information, order status, and authorization.

- From North America, call **800.262.1060**
- From the rest of the world, call **650.318.4460**
- Fax, from anywhere in the world, **650.318.8044**

The Microchip Website

Microchip provides online support via our website at www.microchip.com/. This website is used to make files and information easily available to customers. Some of the content available includes:

- **Product Support** – Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- **General Technical Support** – Frequently Asked Questions (FAQs), technical support requests, online discussion groups, Microchip design partner program member listing
- **Business of Microchip** – Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

Product Change Notification Service

Microchip's product change notification service helps keep customers current on Microchip products. Subscribers will receive email notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, go to www.microchip.com/pcn and follow the registration instructions.

Customer Support

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Embedded Solutions Engineer (ESE)
- Technical Support

Customers should contact their distributor, representative or ESE for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in this document.

Technical support is available through the website at: www.microchip.com/support

Microchip Devices Code Protection Feature

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specifications contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is secure when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods being used in attempts to breach the code protection features of the Microchip devices. We believe that these methods require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Attempts to breach these code protection features, most likely, cannot be accomplished without violating Microchip's intellectual property rights.
- Microchip is willing to work with any customer who is concerned about the integrity of its code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of its code. Code protection does not mean that we are guaranteeing the product is "unbreakable." Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Legal Notice

Information contained in this publication is provided for the sole purpose of designing with and using Microchip products. Information regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications.

THIS INFORMATION IS PROVIDED BY MICROCHIP "AS IS". MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION INCLUDING BUT NOT LIMITED TO ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE OR WARRANTIES RELATED TO ITS CONDITION, QUALITY, OR PERFORMANCE.

IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE INFORMATION OR ITS USE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THE INFORMATION OR ITS USE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THE INFORMATION. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

Trademarks

The Microchip name and logo, the Microchip logo, Adaptec, AnyRate, AVR, AVR logo, AVR Freaks, BesTime, BitCloud, chipKIT, chipKIT logo, CryptoMemory, CryptoRF, dsPIC, FlashFlex, flexPWR, HELDO, IGLOO, JukeBlox, KeeLoq, Kleer, LANCheck, LinkMD, maXStylus, maXTouch, MediaLB, megaAVR, Microsemi, Microsemi logo, MOST, MOST logo, MPLAB, OptoLyzer, PackTime, PIC, picoPower, PICSTART, PIC32 logo, PolarFire, Prochip Designer, QTouch, SAM-BA, SenGenuity, SpyNIC, SST, SST Logo, SuperFlash, Symmetricom, SyncServer, Tachyon, TimeSource, tinyAVR, UNI/O, Vectron,

and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

AgileSwitch, APT, ClockWorks, The Embedded Control Solutions Company, EtherSynch, FlashTec, Hyper Speed Control, HyperLight Load, IntelliMOS, Liberio, motorBench, mTouch, Powermite 3, Precision Edge, ProASIC, ProASIC Plus, ProASIC Plus logo, Quiet-Wire, SmartFusion, SyncWorld, Temux, TimeCesium, TimeHub, TimePictra, TimeProvider, WinPath, and ZL are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, Augmented Switching, BlueSky, BodyCom, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, Espresso T1S, EtherGREEN, IdealBridge, In-Circuit Serial Programming, ICSP, INICnet, Intelligent Paralleling, Inter-Chip Connectivity, JitterBlocker, maxCrypto, maxView, memBrain, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, RTAX, RTG4, SAM-ICE, Serial Quad I/O, simpleMAP, SimpliPHY, SmartBuffer, SMART-I.S., storClad, SQL, SuperSwitcher, SuperSwitcher II, Switchtec, SynchroPHY, Total Endurance, TSHARC, USBCheck, VariSense, VectorBlox, VeriPHY, ViewSpan, WiperLock, XpressConnect, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

The Adaptec logo, Frequency on Demand, Silicon Storage Technology, and Symmcom are registered trademarks of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2023, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

ISBN:

Quality Management System

For information regarding Microchip's Quality Management Systems, please visit www.microchip.com/quality.

Worldwide Sales and Service

AMERICAS	ASIA/PACIFIC	ASIA/PACIFIC	EUROPE
Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: www.microchip.com/support Web Address: www.microchip.com	Australia - Sydney Tel: 61-2-9868-6733 China - Beijing Tel: 86-10-8569-7000 China - Chengdu Tel: 86-28-8665-5511 China - Chongqing Tel: 86-23-8980-9588 China - Dongguan Tel: 86-769-8702-9880 China - Guangzhou Tel: 86-20-8755-8029 China - Hangzhou Tel: 86-571-8792-8115 China - Hong Kong SAR Tel: 852-2943-5100 China - Nanjing Tel: 86-25-8473-2460 China - Qingdao Tel: 86-532-8502-7355 China - Shanghai Tel: 86-21-3326-8000 China - Shenyang Tel: 86-24-2334-2829 China - Shenzhen Tel: 86-755-8864-2200 China - Suzhou Tel: 86-186-6233-1526 China - Wuhan Tel: 86-27-5980-5300 China - Xian Tel: 86-29-8833-7252 China - Xiamen Tel: 86-592-2388138 China - Zhuhai Tel: 86-756-3210040	India - Bangalore Tel: 91-80-3090-4444 India - New Delhi Tel: 91-11-4160-8631 India - Pune Tel: 91-20-4121-0141 Japan - Osaka Tel: 81-6-6152-7160 Japan - Tokyo Tel: 81-3-6880-3770 Korea - Daegu Tel: 82-53-744-4301 Korea - Seoul Tel: 82-2-554-7200 Malaysia - Kuala Lumpur Tel: 60-3-7651-7906 Malaysia - Penang Tel: 60-4-227-8870 Philippines - Manila Tel: 63-2-634-9065 Singapore Tel: 65-6334-8870 Taiwan - Hsin Chu Tel: 886-3-577-8366 Taiwan - Kaohsiung Tel: 886-7-213-7830 Taiwan - Taipei Tel: 886-2-2508-8600 Thailand - Bangkok Tel: 66-2-694-1351 Vietnam - Ho Chi Minh Tel: 84-28-5448-2100	Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393 Denmark - Copenhagen Tel: 45-4485-5910 Fax: 45-4485-2829 Finland - Espoo Tel: 358-9-4520-820 France - Paris Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79 Germany - Garching Tel: 49-8931-9700 Germany - Haan Tel: 49-2129-3766400 Germany - Heilbronn Tel: 49-7131-72400 Germany - Karlsruhe Tel: 49-721-625370 Germany - Munich Tel: 49-89-627-144-0 Fax: 49-89-627-144-44 Germany - Rosenheim Tel: 49-8031-354-560 Israel - Ra'anana Tel: 972-9-744-7705 Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781 Italy - Padova Tel: 39-049-7625286 Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340 Norway - Trondheim Tel: 47-72884388 Poland - Warsaw Tel: 48-22-3325737 Romania - Bucharest Tel: 40-21-407-87-50 Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91 Sweden - Gothenberg Tel: 46-31-704-60-40 Sweden - Stockholm Tel: 46-8-5090-4654 UK - Wokingham Tel: 44-118-921-5800 Fax: 44-118-921-5820