

**HB0861**  
**Handbook**  
**CoreRxIOBitAlign v2.2**



---

a  **MICROCHIP** company



a  MICROCHIP company

**Microsemi Headquarters**

One Enterprise, Aliso Viejo,  
CA 92656 USA

Within the USA: +1 (800) 713-4113

Outside the USA: +1 (949) 380-6100

Sales: +1 (949) 380-6136

Fax: +1 (949) 215-4996

Email: [sales.support@microsemi.com](mailto:sales.support@microsemi.com)

[www.microsemi.com](http://www.microsemi.com)

©2021 Microsemi, a wholly owned subsidiary of Microchip Technology Inc. All rights reserved. Microsemi and the Microsemi logo are registered trademarks of Microsemi Corporation. All other trademarks and service marks are the property of their respective owners.

Microsemi makes no warranty, representation, or guarantee regarding the information contained herein or the suitability of its products and services for any particular purpose, nor does Microsemi assume any liability whatsoever arising out of the application or use of any product or circuit. The products sold hereunder and any other products sold by Microsemi have been subject to limited testing and should not be used in conjunction with mission-critical equipment or applications. Any performance specifications are believed to be reliable but are not verified, and Buyer must conduct and complete all performance and other testing of the products, alone and together with, or installed in, any end-products. Buyer shall not rely on any data and performance specifications or parameters provided by Microsemi. It is the Buyer's responsibility to independently determine suitability of any products and to test and verify the same. The information provided by Microsemi hereunder is provided "as is, where is" and with all faults, and the entire risk associated with such information is entirely with the Buyer. Microsemi does not grant, explicitly or implicitly, to any party any patent rights, licenses, or any other IP rights, whether with regard to such information itself or anything described by such information. Information provided in this document is proprietary to Microsemi, and Microsemi reserves the right to make any changes to the information in this document or to any products and services at any time without notice.

**About Microsemi**

Microsemi, a wholly owned subsidiary of Microchip Technology Inc. (Nasdaq: MCHP), offers a comprehensive portfolio of semiconductor and system solutions for aerospace & defense, communications, data center and industrial markets. Products include high-performance and radiation-hardened analog mixed-signal integrated circuits, FPGAs, SoCs and ASICs; power management products; timing and synchronization devices and precise time solutions, setting the world's standard for time; voice processing devices; RF solutions; discrete components; enterprise storage and communication solutions, security technologies and scalable anti-tamper products; Ethernet solutions; Power-over-Ethernet ICs and midspans; as well as custom design capabilities and services. Learn more at [www.microsemi.com](http://www.microsemi.com).

# Contents

---

<b>1</b>	<b>Revision History</b>	<b>1</b>
1.1	Revision 3.0	1
1.2	Revision 2.0	1
1.3	Revision 1.0	1
<b>2</b>	<b>Introduction</b>	<b>2</b>
2.1	Overview	2
2.2	Features	2
2.3	Core Version	2
2.4	Supported Families	2
2.5	Device Utilization and Performance	2
<b>3</b>	<b>Functional Description</b>	<b>3</b>
3.1	CoreRxIODBitAlign with Rx IOD Interface	3
3.1.1	Dynamic Re-training Mechanism	4
3.1.2	Hold Mechanism	4
3.1.3	Restart Mechanism	4
3.1.4	Skip Mechanism	4
3.1.5	MIPI based training Mechanism	4
3.2	Configuration Parameters	5
3.3	Ports	5
<b>4</b>	<b>Timing Diagrams</b>	<b>7</b>
4.1	CoreRxIODBitAlign Training Timing Diagram	7
<b>5</b>	<b>Tool Flow</b>	<b>8</b>
5.1	License	8
5.1.1	RTL	8
5.2	SmartDesign	8
5.3	Configuring CoreRxIODBitAlign in SmartDesign	8
5.4	Simulation Flows	9
5.5	Synthesis in Libero	10
5.6	Place-and-Route in Libero	10
<b>6</b>	<b>Testbench</b>	<b>11</b>
6.1	User Test-bench	11
<b>7</b>	<b>System Integration</b>	<b>12</b>
<b>8</b>	<b>Design Constraints</b>	<b>13</b>

# Figures

---

Figure 1	CoreRxIOBitAlign Block Diagram . . . . .	3
Figure 2	Re-training Mechanism Timing Diagram . . . . .	4
Figure 3	CoreRxIOBitAlign Timing Diagram . . . . .	7
Figure 4	SmartDesign CoreRxIOBitAlign Instance View . . . . .	8
Figure 5	Configuring CoreRxIOBitAlign in SmartDesign . . . . .	9
Figure 6	Example Simulation Subsystem . . . . .	10
Figure 7	CoreRxIOBitAlign User Test-bench . . . . .	11
Figure 8	CoreRxIOBitAlign System Integration . . . . .	12
Figure 9	Constraints Manager - Derive Constraints TAB . . . . .	13

# Tables

---

Table 1	Device Utilization and Performance .....	2
Table 2	Parameter/Generic Descriptions .....	5
Table 3	Input/Output Signals .....	5
Table 4	Data and Clock Rate .....	12

# 1 Revision History

---

The revision history describes the changes that were implemented in the document. The changes are listed by revision, starting with the most current publication.

## 1.1 Revision 3.0

Updated the handbook for left and right data eye signals in the top. For additional information, refer Block Diagram (Figure 1, page 3) and Ports (Table 3, page 5). Updated for CoreRxIOBitAlign v2.2.

## 1.2 Revision 2.0

Updated the Handbook with additional information for the sections: Functional Description and Timing Diagrams. Updated for CoreRxIOBitAlign v2.1.

## 1.3 Revision 1.0

This is the first publication of this document. Created for CoreRxIOBitAlign v2.0.

## 2 Introduction

### 2.1 Overview

This CoreRxIOBitAlign training IP is used in IO gearing blocks. This IP is geared specifically for bit alignment independent of the data or protocol being used. The CoreRxIOBitAlign provides controls to add or remove delay from the data path relative to the clock path.

### 2.2 Features

CoreRxIOBitAlign supports the following features:

- Supports Bit Alignment with different eye widths 1-7
- Supports different Fabric DDR modes 2/4/3p5/5
- Supports Skip, Restart / Hold mechanism
- Supports MIPI training through LP signaling start of frame
- Supports 256 Tap delays for bit alignment

### 2.3 Core Version

This handbook is for CoreRxIOBitAlign version 2.2.

### 2.4 Supported Families

- PolarFire<sup>®</sup> SoC
- PolarFire<sup>®</sup>

### 2.5 Device Utilization and Performance

The tables in this section are example only and might not be applicable to some cores or family of cores. More examples will be added in the next update.

**Table 1 • Device Utilization and Performance**

Family	FPGA Resources			Utilization		
	Sequential	Combinatorial	Total	Device	Total (%)	Frequency (MHz)
PolarFire	768	1056	1824	MPF500T	0.19	300
PolarFire SoC	768	1055	1823	MPFS250T	0.36	300


**Note:** Data in this table is gathered using typical synthesis and layout settings. Throughput is computed as follows: (Bit width / Number of cycles) × Clock Rate (Performance).

## 3 Functional Description

### 3.1 CoreRxIOBitAlign with Rx IOD Interface

The following figure shows a high-level block diagram of CoreRxIOBitAlign:

Figure 1 • CoreRxIOBitAlign Block Diagram



The description refers to the CoreRxIOBitAlign supporting PolarFire and PolarFire SoC devices. CoreRxIOBitAlign performs training and is also responsible for interfacing IOD devices and IOG to support as a dynamic source with adjusting delays to capture the data correctly. The complete training mechanism flow is explained in the [Timing Diagrams](#), page 7 section.

CoreRxIOBitAlign dynamically supports to add or remove delay from the data path relative to the clock path. Here RX\_DDRX\_DYN interface provides controls to the CoreRxIOBitAlign to perform the clock to data margin training by adding tap delays in upward direction. The CoreRxIOBitAlign in turn for later review (of each tap delay increment) will store the feedback status flags from RX\_DDRX\_DYN Interface. The CoreRxIOBitAlign will continue the training for every tap increment until the RX\_DDRX\_DYN Interface reaches the out of range condition. Finally, The CoreRxIOBitAlign will sweep the complete feedback status flags. This step is mainly to optimize and calculate the bit alignment of the data to be 90 degrees centered from the clock edges. The final calculated tap delays are loaded in RX\_DDRX\_DYN Interface for completion of the bit alignment training.





## 3.2 Configuration Parameters

The following table shows the parameters and supported features of CoreRxIODBitAlign:

**Table 2 • Parameter/Generic Descriptions**

Parameter Name	Valid Range	Default	Description
SKIP_TRNG	0-1	0	0 – Skip All Training (Bypass Mode) 1 – Perform training as usual
HOLD_TRNG	0-1	0	0 – Hold Training 1 – Release Training to continue
MIPI_TRNG	0-1	0	0 – Normal Training 1 – MIPI based training, LP_IN input (Active low) added to the IP for frame start and end
DEM_TAP_CNT_WIDTH	3-7	3	3 – Width of the Tap delay counter (Default) <b>Note:</b> This delay count corresponds to the wait delay of the IP for each tap and so as to record the early late flags. Say the width is set as 3 then 7 clocks are used as a delay counter in the IP.

## 3.3 Ports

The following table shows the input and output signals used in the design of CoreRxIODBitAlign:

**Table 3 • Input/Output Signals**

Signal	Input/Output	Port width, bits	Description
<b>Clocks and Reset</b>			
SCLK	Input	1	Fabric clock.
PLL_LOCK	Input	1	PLL Lock.
RESETN	Input	1	Active low Asynchronous Reset.
<b>Data Bus and Control</b>			
IOD_EARLY	Input	1	Data eye monitor early flag.
IOD_LATE	Input	1	Data eye monitor late flag.
IOD_OOR	Input	1	Data eye monitor out of range flag for delay line.
BIT_ALGN_EYE_IN	Input	3	User sets the data eye monitor width.
BIT_ALGN_RSTRT	Input	1	Bit Align Training restart (Pulse based Assertion). 1 – Restart Training 0 – No Restart Training
BIT_ALGN_CLR_FLGS	Output	1	Clear Early/Late flags.
BIT_ALGN_LOAD	Output	1	Load default.
BIT_ALGN_DIR	Output	1	Delay line up/down direction. 1 – Up (increment 1 tap) 0 – Down (decrement 1 tap)
BIT_ALGN_MOVE	Output	1	Increment the delay on move pulse.

**Table 3 • Input/Output Signals (continued)**


Signal	Input/Output	Port width, bits	Description
<b>Clocks and Reset</b>			
BIT_ALIGN_SKIP	Input	1	Bit Align Training skip (Level based Assertion) 1 – Skip the training and valid only when SKIP_TRNG parameter is set to 1 0 – Training should proceed as normal
BIT_ALIGN_HOLD	Input	1	Bit Align Training hold (Level based Assertion). 1 – Hold the training and valid only when HOLD_TRNG parameter is set to 1 0 – Training should proceed as normal
BIT_ALIGN_ERR	Output	1	Bit Align Training error (Level based Assertion). 1 – Error 0 – No Error
BIT_ALGN_START	Output	1	Bit Align Training start (Level based Assertion). 1 – Started 0 – Not Started
BIT_ALGN_DONE	Output	1	Bit Align Training done (Level based Assertion). 1 – Completed 0 – Not Completed
LP_IN	Input	1	MIPI based frame training (Level based Assertion). 1 – Active low signal should assert low to indicate the start of frame and should de-assert only at the end of the frame. 0 – Training should proceed as normal and this signal will be tied low internally.
DEM_BIT_ALGN_TAPDLY	Output	8	Calculated TAP delays and valid once BIT_ALGN_DONE is set high by the IP.
RX_BIT_ALIGN_LEFT_WIN	Output	8	Left Data Eye Monitor value <b>Note:</b> The values are valid only when the output BIT_ALGN_DONE is set to 1 and the output BIT_ALGN_START is set to 0. If the parameter SKIP_TRNG is set then it will return 0.
RX_BIT_ALIGN_RGHT_WIN	Output	8	Right Data Eye Monitor value <b>Note:</b> The values are valid only when the output BIT_ALGN_DONE is set to 1 and the output BIT_ALGN_START is set to 0. If the parameter SKIP_TRNG is set then it will return 0.

## 4 Timing Diagrams

### 4.1 CoreRxIOBitAlign Training Timing Diagram

The following timing diagram is an example of training sequence with the following parameters:

**Figure 3 • CoreRxIOBitAlign Timing Diagram**



CoreRxIOBitAlign works based on Fabric clock or SCLK or OUT2\_FABCLK\_\* from CCC or PLL component and PF\_IOD\_GENERIC\_RX IOD component used works based on OUT\*\_HS\_IO\_CLK\_\* or Bank clock or BCLK for bit alignment. Here the PF\_IOD\_GENERIC\_RX IOD component will receive the serial data for bit alignment. For example, the required data rate is 1000 mbps at DDRx4 fabric mode then the OUT2\_FABCLK\_0 or SCLK should be driven from the PLL or CCC component as 125 MHz and OUT0\_HS\_IO\_CLK\_0 or BCLK to PF\_IOD\_GENERIC\_RX will be 500 MHz.

CoreRxIOBitAlign starts the training once the PLL\_LOCK is stable and driven high. Then the start of training by driving BIT\_ALGN\_START high and BIT\_ALGN\_DONE as low and then drives the output BIT\_ALGN\_LOAD to load the default settings in the PF\_IOD\_GENERIC\_RX component. The BIT\_ALGN\_CLR\_FLGS is used to clear the IOD\_EARLY, IOD\_LATE and BIT\_ALGN\_OOR flags.

CoreRxIOBitAlign proceeds with BIT\_ALGN\_MOVE followed with BIT\_ALGN\_CLR\_FLGS for every TAP and records the IOD\_EARLY, IOD\_LATE flags. Once BIT\_ALGN\_OOR is set high by the PF\_IOD\_GENERIC\_RX component then CoreRxIOBitAlign sweeps the recorded EARLY and LATE flags and finds the optimal EARLY and LATE flags to calculate the required TAP delays for clock and data bit alignment.

CoreRxIOBitAlign loads the calculated TAP delays and drives BIT\_ALGN\_START low and BIT\_ALGN\_DONE high to indicate the completion of the training.

CoreRxIOBitAlign continues the Re-training dynamically if it detects noisy IOD\_EARLY or IOD\_LATE feedback assertion from PF\_IOD\_GENERIC\_RX component. Here the BIT\_ALGN\_DONE is reset and driven low and BIT\_ALGN\_START is driven high again by CoreRxIOBitAlign to indicate the restart of the training. The timeout counter once when reaches the timeout condition asserts the BIT\_ALGN\_ERR at the end of the training.

CoreRxIOBitAlign also provides restart mechanism for the end user to restart the training when ever required. The BIT\_ALGN\_RSTRT input is active high pulse should be driven high say for example 8 clocks. Here the BIT\_ALGN\_DONE is reset and driven low and BIT\_ALGN\_START is driven high again by CoreRxIOBitAlign to indicate the fresh start of the training.

CoreRxIOBitAlign also provides hold mechanism to hold the training in the middle. Here the HOLD\_TRNG parameter should be set to 1 then CoreRxIOBitAlign uses the BIT\_ALGN\_HOLD input and actually should assert active high level based until it requires CoreRxIOBitAlign to hold the training and then continues the training once the input BIT\_ALGN\_HOLD is driven low.

## 5 Tool Flow

### 5.1 License

CoreRxIOBitAlign does not require a license.

#### 5.1.1 RTL


Complete Verilog source code is provided for the core. The core can be instantiated in Verilog or VHDL projects with SmartDesign. Simulation, Synthesis, and Layout performed within Libero SoC v12.0 or higher.

### 5.2 SmartDesign

CoreRxIOBitAlign is pre-installed in the SmartDesign IP Deployment design environment. Figure 4 shows an example of instantiated CoreRxIOBitAlign. The core can be configured using the configuration window in the SmartDesign, as shown in Figure 5.

For more information on using the SmartDesign to instantiate and generate cores, refer to the [Using DirectCore in Libero® SoC User Guide](#).


**Figure 4 • SmartDesign CoreRxIOBitAlign Instance View**



### 5.3 Configuring CoreRxIOBitAlign in SmartDesign

The core is configured using the configuration GUI within SmartDesign.

**Figure 5 • Configuring CoreRxIODBitAlign in SmartDesign**



**Note:** Click **Check Configuration** in the configuration window to verify for valid width x depth FIFO configuration.

## 5.4 Simulation Flows

The User Testbench for CoreRxIODBitAlign is included in all the releases.


To run simulations, select the **User Testbench** flow in the SmartDesign and click **Save and Generate** on the Generate pane.

The User Testbench is selected through the Core Testbench Configuration GUI. When SmartDesign generates the Libero SoC project, it installs the user testbench files.

To run the user testbench, set the design root to the CoreRxIODBitAlign instantiation in the Libero SoC design hierarchy pane and click **Simulation** in the Libero SoC Design Flow window. This invokes ModelSim® and automatically runs the simulation.

The following simulation subsystem is an example using IOG\_IOD component DDRX4 and DDTX4 in loop back mode with the CoreRxIODBitAlign for simulation. Here, the PRBS data generated is transmitted by DDTX4 serially to DDRX4 and finally the PRBS checker is used to check the data integrity after training is done.

Figure 6 • Example Simulation Subsystem



## 5.5 Synthesis in Libero

Click **Synthesis** in the Libero software. The Synthesis window displays the Synplify® project. Set Synplify to use the Verilog 2001 standard, if Verilog is used. To run the synthesis, click **Run**.

## 5.6 Place-and-Route in Libero

Click **Layout** in the Libero software to invoke the Designer. `CoreRxIOBitAlign` does not require any special place-and-route settings.


## 6 Testbench

A unified test-bench verifies and tests CoreRxIODBitAlign, which is called as user test-bench.

### 6.1 User Test-bench

The user test-bench is included with the releases of CoreRxIODBitAlign that verifies few features of the CoreRxIODBitAlign.

**Figure 7 • CoreRxIODBitAlign User Test-bench**



As shown in Figure 7, the user testbench consists of a Microsemi DirectCore CoreRxIODBitAlign DUT, PRBS\_GEN, PRBS\_CHK, CCC, IOG\_IOD\_TX, and IOG\_IOD\_RX to verify in loop back mode.

The CCC (clock conditioning circuit) drives the CORE\_CLK and IO\_CLK when clock is stable. PRBS\_GEN drives the parallel data to IOG\_IOD\_TX and then IOG\_IOD\_RX will receive the serial data in parallel the CoreRxIODBitAlign DUT will perform the training with IO\_CTRL signals. Once the training is done the PRBS\_CHK block is enabled to check the data from the IOG\_IOD\_RX block for data integrity.

**Note:** The user testbench supports fixed configuration only.



# 7 System Integration


This section hints to ease the integration of CoreRxIODBitAlign.

The Rx/Tx IOG used supports numerous input and output modes. These data and clock rates may be slower and in some cases faster, based on final silicon characterization.

**Table 4 • Data and Clock Rate**

IOG Mode	Direction	Gear Ratio	Max IO Data Rate Expected	IO Clock Rate	Core Clock Rate	Data Type
DDR4	Input	8:1	1600 Mbps	800 MHz	200 MHz	DDR

**Figure 8 • CoreRxIODBitAlign System Integration**



The preceding subsystem is an example using IOG\_IOD component DDR4 and DDTX4 in **LOOP BACK** mode with the CoreRxIODBitAlign for simulation. Here the PRBS data generated is transmitted by IOG\_IOD\_DDR4\_0 serially to IOG\_IOD\_DDR4\_PF\_0. The CoreRxIODBitAlign does the training (BIT\_ALIGN\_START set to 1, BIT\_ALIGN\_DONE set to 0) with the component IOG\_IOD\_DDR4\_PF\_0 and finally once training is done (BIT\_ALIGN\_START set to 0, BIT\_ALIGN\_DONE set to 1) the PRBS checker is used to check the data integrity.

## 8 Design Constraints

To generate these timing constraints, select the **Timing** tab in **Constraint Manager**, and click **Derive Constraints**, as shown in the following figure.

**Figure 9 • Constraints Manager - Derive Constraints TAB**

