

# Core429 v3.12 Release Notes

This is the production release for the Core429 IP core. These release notes describe features and enhancements, and contain information about system requirements, supported families, implementations, and known issues and workarounds.

## **Key Features**

Core429 is a highly configurable core with the following features:

- Supports ARINC specification 429-16
- Configurable up to 16 Rx and 16 Tx channels
- Programmable FIFO depth
- Programmable interrupt generation
- Configurable label memory size
- Selectable data rate on each channel

# Supported Interface

No standard interface available.

# **Delivery Types**

The Core429 core is licensed in two ways: Obfuscated and register transfer level (RTL). Complete obfuscated RTL source code is provided for the core.

# Supported Families

The following families are supported in this version:

- PolarFire
- SmartFusion<sup>®</sup>2
- IGLOO<sup>®</sup>2
- IGLOO
- IGLOOe
- IGLOO PLUS
- ProASIC<sup>®</sup>3/E
- Fusion<sup>®</sup>
- SmartFusion
- Axcelerator<sup>®</sup>
- RTAX<sup>TM</sup>-S
- ProASIC<sup>PLUS®</sup>
- ProASIC<sup>®</sup>3
- ProASIC3L

### **Supported Tool Flows**

Use Libero v9.0 or later with Core429 version 3.12



#### Installation Instructions

The Core429 CPZ must be installed into Libero software. This is done automatically through the Catalog update function in Libero, or the CPZ file can be manually added using the Add Core catalog feature. Once the CPZ file is installed in Libero, the core can be configured, generated, and instantiated within SmartDesign for inclusion in the Libero project.

Refer to the *Using DirectCore in Libero SoC User Guide* or Libero SoC online help for further instructions on core installation, licensing, and general use.

#### **Documentation**

This release contains a copy of the Core429 Handbook. The handbook describes the core functionality and gives step-by-step instructions on how to simulate, synthesize, and place-and-route this core, and also implementation suggestions. Refer to the Libero online help for instructions on obtaining IP documentation.

For more information about Intellectual Property, visit: <a href="http://www.microsemi.com/products/fpga-soc/design-resources/ip-cores">http://www.microsemi.com/products/fpga-soc/design-resources/ip-cores</a>. For updates and additional information about software, FPGAs, and hardware, visit: <a href="http://www.microsemi.com">http://www.microsemi.com</a>.

# Supported Test Environments

The following test environments are supported:

- Verilog verification testbench
- VHDL user testbench
- Verilog user testbench

#### **Discontinued Features and Devices**

As of Core429 v3.12 Legacy Mode is no longer supported.

#### **New Features and Devices**

No new features or devices added to this version.

### Resolved Issues in the v3.12 Release

No additional SARs were resolved in the v3.12 release.

### Resolved Issues in the v3.11 Release

Table 1 lists the software action requests (SARs) that were resolved in the Core429 v3.11 release.

#### Table 1. Resolved Issues in the v3.11 Release

SAR No.	Description
62843	User testbench for IGLOO and IGLOOE failing for Obfuscated license.



### Resolved Issues in the v3.10 Release

Table 2 lists the software action requests (SARs) that were resolved in the Core429 v3.10 release.

#### Table 2. Resolved Issues in the v3.10 Release

SAR No.	Description
55400	Removed Legacy Mode.
40661	A solution has been added to the v3.10 CPZ's.

#### Resolved Issues in the v3.9 Release

Table 3 lists the SARs that were resolved in the Core429 v3.9 release.

#### Table 3. Resolved Issues in the v3.9 Release

SAR No.	Description
47188	TX_FIFO_FULL flag stays asserted and never de-asserts when data read from tx fifo.

#### Resolved Issues in the v3.7 Release

Table 4 lists the SARs that were resolved in the Core429 v3.7 release.

#### Table 4. Resolved Issues in the v3.7 Release

SAR No.	Description
39402	Issue with TX_FIFO_FULL generation. This issue was fixed with some additional RTL.
39668	Issue with RX_FIFO_EMPTY generation. This issue was fixed by modifying the RTL.
39669	Core does not eject 33-bit words. This issue was fixed by modifying the RTL.
42625	Minimum 4-bit word gap not achievable. This issue was fixed by modifying the RTL.

# Resolved Issues in the v3.1 Release

Table 5 lists the SARs that were resolved in the Core429 v3.1 release.

#### Table 5. Resolved Issues in the v3.1 Release

SAR No.	Description
65765	Added clarification to the description of CLK_FREQ allowed values in the handbook.
65764	The CLK_FREQ parameter from the CoreConsole GUI to the top-level wrapper was passed incorrectly.  This problem is fixed.
65354	The TX module generates incorrect data rate in VHDL flow (v2.3 and v3.0). This issue was fixed
	by modifying the RTL.
65353	The VHDL testbench has a width mismatch for 16-bit and 32-bit data width (v3.0 only). This problem was fixed by modifying the testbench.



### Resolved Issues in the v3.0 Release

The Core429 RTL code used in v3.0 is identical to that in v2.3, apart from the addition of additional FPGA families, and the move to delivery through CoreConsole. There is no need for current customers to upgrade their designs.

#### Resolved Issues in the v2.3 Release

Table 6 lists the SARs that were resolved in the Core429 v2.3 release.

Table 6. Resolved Issues in the v2.3 Release

SAR No.	Description
57507	FIFO Full and Half flags were set to the wrong level for ProASIC3/E family. This issue has been fixed in this release.
57489	The level parameters were passing wrong values to the TX FIFO blocks. This issue has been fixed in this release.
57413	Receiver randomly drops the incoming data due to wrong calculation of the NULL condition. This issue has been fixed in this release.

#### Resolved Issues in the v2.2 Release

Table 7 lists the SARs that were resolved in the Core429 v2.2 release.

Table 7. Resolved Issues in the Core429 v2.2 Release

SAR No.	Description
	In ProASIC PLUS device technology, Cascaded FIFOs only hold data valid for one clock cycle instead of holding the data until the read strobe is active. The fix was applied to the design by holding the data for an extra cycle.

# **Known Limitations and Workarounds**

There are no known limitations or workarounds in the Core429 v3.12 release.



**Microsemi Corporate Headquarters** One Enterprise, Aliso Viejo, CA 92656 USA

Within the USA: +1 (800) 713-4113 Outside the USA: +1 (949) 380-6100 Sales: +1 (949) 380-6136 Fax: +1 (949) 215-4996

E-mail: sales.support@microsemi.com

© 2016 Microsemi Corporation. All rights reserved. Microsemi and the Microsemi logo are trademarks of Microsemi Corporation. All other trademarks and service marks are the property of their respective owners.

Microsemi Corporation (Nasdaq: MSCC) offers a comprehensive portfolio of semiconductor and system solutions for communications, defense and security, aerospace, and industrial markets. Products include high-performance and radiation-hardened analog mixed-signal integrated circuits, FPGAs, SoCs, and ASICs; power management products; timing and synchronization devices and precise time solutions; voice processing devices; RF solutions; discrete components; enterprise storage and communications solutions, security technologies, and scalable anti-tamper products; Ethernet solutions; Power-over-Ethernet ICs and midspans; custom design capabilities and services. Microsemi is headquartered in Aliso Viejo, California, and has approximately 4,800 employees worldwide. Learn more at www.microsemi.com.

Microsemi makes no warranty, representation, or guarantee regarding the information contained herein or the suitability of its products and services for any particular purpose, nor does Microsemi assume any liability whatsoever arising out of the application or use of any product or circuit. The products sold hereunder and any other products sold by Microsemi have been subject to limited testing and should not be used in conjunction with mission-critical equipment or applications. Any performance specifications are believed to be reliable but are not verified, and Buyer must conduct and complete all performance and other testing of the products, alone and together with, or installed in, any end-products. Buyer shall not rely on any data and performance specifications or parameters provided by Microsemi. It is the Buyer's responsibility to independently determine suitability of any products and to test and verify the same. The information provided by Microsemi hereunder is provided "as is, where is" and with all faults, and the entire risk associated with such information is entirely with the Buyer. Microsemi does not grant, explicitly or implicitly, to any party any patent rights, licenses, or any other IP rights, whether with regard to such information itself or anything described by such information. Information provided in this document is proprietary to Microsemi, and Microsemi reserves the right to make any changes to the information in this document or to any products and services at any time without notice.