

RN0202

CoreSDITX v2.2 Release Notes



a  **MICROCHIP** company



a  MICROCHIP company

Microsemi Headquarters

One Enterprise, Aliso Viejo,
CA 92656 USA

Within the USA: +1 (800) 713-4113

Outside the USA: +1 (949) 380-6100

Sales: +1 (949) 380-6136

Fax: +1 (949) 215-4996

Email: sales.support@microsemi.com

www.microsemi.com

©2018 Microsemi, a wholly owned subsidiary of Microchip Technology Inc. All rights reserved. Microsemi and the Microsemi logo are registered trademarks of Microsemi Corporation. All other trademarks and service marks are the property of their respective owners.

Microsemi makes no warranty, representation, or guarantee regarding the information contained herein or the suitability of its products and services for any particular purpose, nor does Microsemi assume any liability whatsoever arising out of the application or use of any product or circuit. The products sold hereunder and any other products sold by Microsemi have been subject to limited testing and should not be used in conjunction with mission-critical equipment or applications. Any performance specifications are believed to be reliable but are not verified, and Buyer must conduct and complete all performance and other testing of the products, alone and together with, or installed in, any end-products. Buyer shall not rely on any data and performance specifications or parameters provided by Microsemi. It is the Buyer's responsibility to independently determine suitability of any products and to test and verify the same. The information provided by Microsemi hereunder is provided "as is, where is" and with all faults, and the entire risk associated with such information is entirely with the Buyer. Microsemi does not grant, explicitly or implicitly, to any party any patent rights, licenses, or any other IP rights, whether with regard to such information itself or anything described by such information. Information provided in this document is proprietary to Microsemi, and Microsemi reserves the right to make any changes to the information in this document or to any products and services at any time without notice.

About Microsemi

Microsemi, a wholly owned subsidiary of Microchip Technology Inc. (Nasdaq: MCHP), offers a comprehensive portfolio of semiconductor and system solutions for aerospace & defense, communications, data center and industrial markets. Products include high-performance and radiation-hardened analog mixed-signal integrated circuits, FPGAs, SoCs and ASICs; power management products; timing and synchronization devices and precise time solutions, setting the world's standard for time; voice processing devices; RF solutions; discrete components; enterprise storage and communication solutions, security technologies and scalable anti-tamper products; Ethernet solutions; Power-over-Ethernet ICs and midspans; as well as custom design capabilities and services. Learn more at www.microsemi.com.

1 Revision History

The revision history describes the changes that were implemented in the document. The changes are listed by revision, starting with the most current publication.

1.1 Revision 3.0

Updated for CoreSDITX v2.2.

1.2 Revision 2.0

Updated for CoreSDITX v2.1.

1.3 Revision 1.0

Revision 1.0 was the first publication of this document. Created for CoreSDITX v2.0.

Contents

1	Revision History	3
1.1	Revision 3.0	3
1.2	Revision 2.0	3
1.3	Revision 1.0	3
2	CoreSDITX v2.2 Release Notes	5
2.1	Overview	5
2.2	Features	5
2.3	Delivery Types	5
2.4	Supported Families	5
2.5	Supported Tool Flows	5
2.6	Installation Instructions	5
2.7	Documentation	6
2.8	Supported Test Environments	6
2.9	Release History	6
2.10	Resolved Issues in the v2.2 Release	6
2.11	Resolved Issues in the v2.1 Release	6
2.12	Known Limitations and Workarounds	6

3 CoreSDITX v2.2 Release Notes

3.1 Overview

These release notes accompany the production release of CoreSDITX v2.2. This document provides details about the features, enhancements, system requirements, supported families, implementations, and known issues and workarounds.

3.2 Features

CoreSDITX has the following features:

- Compliant with SMPTE 259 (SD-SDI) standard
- Compliant with SMPTE 292 (HD-SDI) standard
- Compliant with SMPTE 424 (3G-SDI) standard
- Supports data rates 270 Mb/s and 270/1.001 Mb/s for SD-SDI Level C mode
- Supports data rates 1.485 Gb/s and 1.485/1.001 Gb/s for HD-SDI mode
- Supports data rates 2.97 Gb/s and 2.97/1.001 Gb/s for 3G-SDI Level A mode
- Generates and inserts Start of Active Video (SAV) and End of Active Video (EAV) packets from timing reference information.
- Generates and inserts line number (LN) packets (in HD-SDI or 3G-SDI mode only)
- Generates and inserts Cyclic Redundancy Check (CRC) packets (in HD-SDI or 3G-SDI mode only)
- Performs Scrambling and Non-Return-to-Zero Inverted (NRZI) encoding

3.3 Delivery Types

CoreSDITX is available in two versions:

- Obfuscated
- Evaluation

The Evaluation version is freely available and supports four hours of functionality on silicon.

The Obfuscated version is license locked and will be available only with Libero Gold and Platinum Licenses.

3.4 Supported Families

- PolarFire®

3.5 Supported Tool Flows

CoreSDITX v2.2 requires Libero SoC PolarFire.

3.6 Installation Instructions

The CoreSDITX CPZ file must be installed into Libero software. This is done automatically through the Catalog update function in Libero, or the CPZ file can be manually added using the **Add Core** catalog feature. Once the CPZ file is installed in Libero, the core can be configured, generated, and instantiated within SmartDesign for inclusion in the Libero project.

Refer to the [Libero SoC Online Help](#) for further instructions on core installation, licensing, and general use.

3.7 Documentation

This release contains a copy of the *CoreSDITX Handbook*. The handbook, describes the core functionality and gives step-by-step instructions on how to simulate, synthesize, and place-and-route this core, and also implementation suggestions. Refer to the [Liberio SoC Online Help](#) for instructions on obtaining IP documentation.

For updates and additional information about the software, devices, and hardware, visit the Intellectual Property pages on the Microsemi SoC Products Group website: visit:

<http://www.microsemi.com/products/fpga-soc/design-resources/ip-cores>.

3.8 Supported Test Environments

User testbench is provided with CoreSDITX.

3.9 Release History

Table 1 lists the release history for CoreSDITX.

Table 1 • Release History

Version	Date	Changes
2.2	November 2018	Refer Table 2.
2.1	August 2018	Refer Table 3.
2.0	May 2018	Initial release.

3.10 Resolved Issues in the v2.2 Release

Table 2 • Resolved Issues in the v2.2 Release

SAR Number	Changes
100768	Added SD-SDI mode support.

3.11 Resolved Issues in the v2.1 Release

Table 3 • Resolved Issues in the v2.1 Release

SAR Number	Changes
100271	Re-encrypt core as per the VHDL RTL Encryption flow guidelines.

3.12 Known Limitations and Workarounds

There are no known limitations and workarounds for CoreSDITX.