

HELLO FPGA REV 1

01 TITLE_BLOCK

02 DDR3 CONNECTION

03 SPI & MISC CONNECTION

04 PIC32MX775F256L CONNECTION

05 CLOCK & GND CONNECTION

06 POWER DECOUPLING CONNECTION

07 REGULATOR CONNECTION

08 USB TO UART CONNECTION


09 EXPANSION CONNECTOR

Drawn By: ProjectDrawnBy		 MICROCHIP	
Engineer: ProjectEngineer			
PartNumber: ProjectPartNumber	Project Title ProjectTitle		
Sheet Title SheetTitle		DVP-100-000518-001	
Size A	Sch #03-ProjectBoardNumber Revision:ProjectRevision\$		Date02-07-2019 15:19:36 Sheet 1 of 11
File: 01_TITLE_BLOCK_A.SchDoc			


Designed with

Altium.com


DDR3 CONNECTION




SPI & MISC CONNECTION



PIC32MX795F512L CONNECTION



CLOCK & GROUND CONNECTION




Drawn By: ProjectDrawnBy		
Engineer: ProjectEngineer		
PartNumber: ProjectPartNum	Project Title: ProjectTitle	
Sheet Title: CLOCK & GROUND CONNECTION		
Revision: ProjectRevisions	Sch #03-ProjectBoard	Date: 02-07-2019 15:19:42
File: 05_CLK_GND_CONN_B.SchDoc	Revision: ProjectRevisions	Sheet 6 of 11
Designed with		

A




REGULATOR CONNECTION



CORE REGULATOR 1.2V




VTT & VREF REGULATOR



DDR3 SUPPLY REGULATOR - 1.5V




3.3V SUPPLY REGULATOR





Drawn By: ProjectDrawnBy		 MICROCHIP
Engineer: ProjectEngineer		
PartNumber: ProjectPartNumber	Project Title ProjectTitle	
Sheet Title REGULATOR CONNECTION		
2271S	Sch #03-ProjectBoardNumber 02-07-2019 15:19:44	
Ⓐ	Revision: ProjectRevisionSheet 8 of 11	
File: 07 REGULATOR CONNECTION.B.SchDoc		
		Designed with  Altium.com

USB TO UART CONNECTION






USB to UART / I²C SERIAL (SF2)



Drawn By: ProjectDrawnBy		
Engineer: ProjectEngineer		
PartNumber: ProjectPartNumber	ProjectTitle	
Sheet Title	USB TO UART CONNECTION Sch #03-ProjectBoardID Revision: ProjectRevisionsCSheet 9 of 11 File: 08_EXPLORER_KIT_INTERFACE_B.SchDoc	
Designed with 		




EXPANSION CONNECTOR

<FPGAPinname>_<FPGAPinno>_<P1/P2>





Drawn By: ProjectDrawnBy		
Engineer: ProjectEngineer		
PartNumber: ProjectPartNumber	Project Title ProjectTitle	
Sheet Title SheetTitle		
Size A	Sch #03-ProjectBoardName	Date02-07-2019 15:19:45
Revision:ProjectRevision\$		Sheet 10 of 11
File: 09 MOTOR CONTROL INTERFACE A.SchDoc		Designed with  Altium.com

AURDINO INTERFACE CONNECTION



ICSP Header



Drawn By: Project	Drawn By: Project	 MICROCHIP
Engineer: Project	Engineer: Project	
Part Number: Project	Part Number: Project	Project Title ProjectTitle
Sheet Title SheetTitle	Sheet Title SheetTitle	DVP-100-000518-001
Size A	Sch #03-ProjectBoard	Date: 02-07-2019 15:19:45
	Revision: ProjectRevision	Sheet 11 of 11
File: 11_AURDINO_INTERFACE.SchDoc		Designed with  Altium.com