

DG0815
Demo Guide
PolarFire FPGA Multi-Rate Transceiver - Splash Kit



a  **MICROCHIP** company



a  MICROCHIP company

Microsemi Headquarters

One Enterprise, Aliso Viejo,
CA 92656 USA

Within the USA: +1 (800) 713-4113

Outside the USA: +1 (949) 380-6100

Sales: +1 (949) 380-6136

Fax: +1 (949) 215-4996

Email: sales.support@microsemi.com

www.microsemi.com

©2018 Microsemi, a wholly owned subsidiary of Microchip Technology Inc. All rights reserved. Microsemi and the Microsemi logo are registered trademarks of Microsemi Corporation. All other trademarks and service marks are the property of their respective owners.

Microsemi makes no warranty, representation, or guarantee regarding the information contained herein or the suitability of its products and services for any particular purpose, nor does Microsemi assume any liability whatsoever arising out of the application or use of any product or circuit. The products sold hereunder and any other products sold by Microsemi have been subject to limited testing and should not be used in conjunction with mission-critical equipment or applications. Any performance specifications are believed to be reliable but are not verified, and Buyer must conduct and complete all performance and other testing of the products, alone and together with, or installed in, any end-products. Buyer shall not rely on any data and performance specifications or parameters provided by Microsemi. It is the Buyer's responsibility to independently determine suitability of any products and to test and verify the same. The information provided by Microsemi hereunder is provided "as is, where is" and with all faults, and the entire risk associated with such information is entirely with the Buyer. Microsemi does not grant, explicitly or implicitly, to any party any patent rights, licenses, or any other IP rights, whether with regard to such information itself or anything described by such information. Information provided in this document is proprietary to Microsemi, and Microsemi reserves the right to make any changes to the information in this document or to any products and services at any time without notice.

About Microsemi

Microsemi, a wholly owned subsidiary of Microchip Technology Inc. (Nasdaq: MCHP), offers a comprehensive portfolio of semiconductor and system solutions for aerospace & defense, communications, data center and industrial markets. Products include high-performance and radiation-hardened analog mixed-signal integrated circuits, FPGAs, SoCs and ASICs; power management products; timing and synchronization devices and precise time solutions, setting the world's standard for time; voice processing devices; RF solutions; discrete components; enterprise storage and communication solutions, security technologies and scalable anti-tamper products; Ethernet solutions; Power-over-Ethernet ICs and midspans; as well as custom design capabilities and services. Learn more at www.microsemi.com.

Contents

1	Revision History	1
1.1	Revision 1.0	1
2	PolarFire FPGA Multi-Rate Transceiver Demo	2
2.1	Design Requirements	2
2.2	Prerequisites	3
2.3	Demo Designs	3
2.4	Reference Design 1: 8b10b	3
2.4.1	Design Implementation	4
2.4.2	IP Configuration	4
2.4.3	Pattern Generator and Checker	8
2.4.4	Port Description	8
2.4.5	Simulating the Design	8
2.4.6	Simulation Flow	9
2.5	Reference Design 2: PMA Design	10
2.5.1	Design Implementation	11
2.5.2	IP Configuration	11
2.5.3	PRBS Generator and Checker	15
2.5.4	Port Description	15
2.5.5	Simulating the Design	15
2.5.6	Simulation Flow	16
2.6	Reference Design 2B: PMA with Bit-slip Feature	17
2.6.1	Design Implementation	18
2.6.2	IP Configuration	18
2.6.3	Pattern Generator and Checker	21
2.6.4	Bit-slip Shift	22
2.6.5	Port Description	22
2.6.6	Simulating the Design	22
2.6.7	Simulation Flow	23
2.7	Reference Design 3: 64b66b Design	24
2.7.1	Design Implementation	25
2.7.2	IP Configuration	25
2.7.3	Pattern Generator and Checker	29
2.7.4	Port Description	29
2.7.5	Simulating the Design	29
2.7.6	Simulation Flow	30
2.8	Clocking Structure	31
2.9	Reset Structure	32
3	Libero Design Flow	33
3.1	Synthesize	33
3.2	Resource Utilization	33
3.3	Place and Route	35
3.4	Verify Timing	36
3.5	Design and Memory Initialization	36
3.6	Generate Bitstream	36
3.7	Run PROGRAM Action	37
4	Programming the Device Using FlashPro	38

5	Running the Demo	40
6	Appendix: PolarFire Transceiver Overview	44
7	Appendix: How to Use SmartBert IP	46
7.1	Reference Design: SmartBert IP Design	46
7.1.1	Design Implementation	46
7.1.2	IP Configuration	47
7.1.3	Port Description	49
7.2	How to Use SmartBert	49
8	Appendix: References	52

Figures

Figure 1	8b10b Design Block Diagram	3
Figure 2	8b10b Design Implementation	4
Figure 3	Transceiver Interface Configurator in 8b10b Mode	4
Figure 4	8b10b Mode Reference Clock Configurator	5
Figure 5	PLL Configurator	5
Figure 6	CCC Configurator	6
Figure 7	CDC_FIFO	7
Figure 8	Simulating the 8b10b Design	9
Figure 9	Simulation Waveform for 8b10b Design Highlighting Pattern Checker Status	9
Figure 10	Simulation Waveform for 8b10b Design Highlighting Tx and Rx Data Match	10
Figure 11	PMA Design Block Diagram	10
Figure 12	PMA Design Implementation	11
Figure 13	Transceiver Interface Configurator in PMA Mode	11
Figure 14	PMA Mode Reference Clock Configurator	12
Figure 15	PLL Configurator	12
Figure 16	CCC Configurator	13
Figure 17	CDC_FIFO	14
Figure 18	Simulation Waveform for PMA Design Highlighting PRBS Checker Status	16
Figure 19	Simulation Waveform for PMA Design Highlighting PRBS Checker Lock	17
Figure 20	PMA with Bit-slip Feature Block Diagram	17
Figure 21	Design Implementation of PMA with Bit-slip Feature	18
Figure 22	Transceiver Interface Configurator in PMA Mode	18
Figure 23	PMA Mode Reference Clock Configurator	19
Figure 24	PLL Configurator	19
Figure 25	CCC Configurator	20
Figure 26	CDC_FIFO	21
Figure 27	Simulation Waveform for PMA Design Highlighting CDR Bit-slip Status	23
Figure 28	Simulation Waveform for PMA Design Highlighting Pattern Checker Lock	24
Figure 29	64b66b Design Block Diagram	24
Figure 30	64b66b Design Implementation	25
Figure 31	Transceiver Interface Configurator in 64b66b Mode	25
Figure 32	64b66b Mode Reference Clock Configurator	26
Figure 33	PLL Configurator	26
Figure 34	CCC Configurator	27
Figure 35	CDC_FIFO	28
Figure 36	Simulating the 64b66b Design	30
Figure 37	Simulation Waveform for 64b66b Design Highlighting Pattern Checker Status	30
Figure 38	Simulation Waveform for 64b66b Design Highlighting Tx and Rx Data Match	31
Figure 39	Clocking Structure	31
Figure 40	Reset Structure	32
Figure 41	Synthesize	33
Figure 42	I/O Editor	35
Figure 43	Place and Route	35
Figure 44	Design Flow	36
Figure 45	Generate Design Initialization Data	36
Figure 46	Board Setup	37
Figure 47	Programming the Device	37
Figure 48	Board Setup	38
Figure 49	Programming the Device with FlashPro5	39
Figure 50	Installing PMA_PCS Demo Application	40
Figure 51	PMA_PCS Application Installation Steps	40
Figure 52	Successful Installation of PMA_PCS Application	41
Figure 53	Selecting COM Port and Connecting	41
Figure 54	PMA PCS Status Signals	42

Figure 55	Generate Data Error	42
Figure 56	Clear Data Error	43
Figure 57	PolarFire FPGA Transceiver	45
Figure 58	SmartBert Design Block Diagram	46
Figure 59	CoreSmartBert IP Design Implementation	46
Figure 60	CoreSmartBert Configurator	47
Figure 61	PMA Mode Reference Clock Configurator—CoreSmartBert	48
Figure 62	PLL Configurator—CoreSmartBert	48
Figure 63	Launching SmartDebug Design Tools	49
Figure 64	SmartDebug Window Debug Options	49
Figure 65	Debug TRANSCEIVER—Pattern Selection	50
Figure 66	Debug TRANSCEIVER—Status	50
Figure 67	SmartBert—Cumulative Error Count	50
Figure 68	Create SmartDebug Project	51

Tables

Table 1	Design Requirements	2
Table 2	8b10b Port List	8
Table 3	Port List for the PMA Design	15
Table 4	Port List for the PMA Design	22
Table 5	Port List for the 64b66b Design	29
Table 6	8b10b Design Resource Utilization	33
Table 7	PMA Design Resource Utilization	34
Table 8	64b66b Design Resource Utilization	34
Table 9	PMA with Bit-slip Design Resource Utilization	34
Table 10	SmartBert Design Resource Utilization	34
Table 11	Jumper Settings	37
Table 12	Jumper Settings	38
Table 13	Port List for the CoreSmartBert IP Design	49

1 Revision History

The revision history describes the changes that were implemented in the document. The changes are listed by revision, starting with the current publication.

1.1 Revision 1.0

The first publication of this document.

2 PolarFire FPGA Multi-Rate Transceiver Demo

Each PolarFire® FPGA family includes embedded low-power, performance-optimized transceivers. The transceivers include the physical media attachment (PMA), the associated logic of the protocol physical coding sub-layer (PCS), and interfaces to the FPGA fabric. Each lane in the multi-lane architecture natively supports serial data transfer rates ranging from 250 Mbps to 12.7 Gbps. The transceivers can be configured either with PMA only, or embedded PCS with 8b10b, 64b66b, PIPE, and PCIe interface modes for connecting to the fabric. For an overview of PolarFire transceivers, see [Appendix: PolarFire Transceiver Overview](#), page 44.

This guide presents five designs that demonstrate the use of PolarFire transceivers in PMA, 8b10b, 64b66b modes and SmartBert IP. The current version of this document includes designs that provide Libero® design flow examples, HDL simulation, and transceiver validation on a PolarFire Splash board. These reference designs show how to configure and create simple PolarFire FPGA transceiver designs using Libero SoC PolarFire software.

The Multi-rate transceiver reference design can be programmed using any of the following options:

- Using the stp file: To program the device using the stp file provided along with the design files, see [Programming the Device Using FlashPro](#), page 38.
- Using Libero SoC PolarFire: To program the device using Libero SoC PolarFire, see [Libero Design Flow](#), page 33. Use this option when the reference design is modified.

Note: You can use the reference designs to evaluate the performance and features of the transceiver to your design requirements.

2.1 Design Requirements

The following table lists the hardware and software required to run the demo.

Table 1 • Design Requirements

Requirement	Version
Operating system	64-bit Windows 7, 8.1, or 10
Hardware	
PolarFire Splash Kit (MPF300TS-1FCG484EES)	Rev 2 or Later
– PolarFire Splash Board	
– 12 V/5 A power adapter and cord	
– USB 2.0 A-male to mini-B cable for UART and programming	
Software	
Libero SoC PolarFire	v2.2
ModelSim	10.5c Pro
Synplify Pro	L201609MSP1-5
IP	
PF_XCVR_REF_CLK	1.0.103
PF_TX_PLL	1.0.112
PF_XCVR	1.0.231
CoreUART	5.6.102
CoreFIFO	2.6.108
CCC	1.0.113

2.2 Prerequisites

Before you start:

1. Download and unzip the design files from the following links:
http://soc.microsemi.com/download/rsc/?f=mpf_dg0815_liberosocpolarfirev2p2_df
2. Download and install Libero SoC PolarFire v2.2 on the host PC from the following location.
<https://www.microsemi.com/products/fpga-soc/design-resources/design-software/libero-soc-polar-fire#downloads>

The latest versions of ModelSim, Synplify Pro, and FTDI drivers are included in the Libero SoC PolarFire installation package.

2.3 Demo Designs


There are five reference designs associated with this guide. They are:

- PMA reference design and programming file, located in the PF_XCVR_PMA folder
- PMA with bit-slip design and programming file, located in the PF_XCVR_PMA_with_Bit_Slip folder
- 8b10b reference design and programming file, located in the PF_XCVR_8B10B folder
- 64b66b reference design and programming file, located in the PF_XCVR_64B66B folder
- SmartBert IP reference design and programming file, located in the PF_XCVR_SmartBert folder

2.4 Reference Design 1: 8b10b

This design implements the PolarFire FPGA transceiver in 8b10b mode. The design includes a counter 8b10b pattern generator, PolarFire transceiver in 8b10b mode, and a counter sequence checker. The following illustration shows the block diagram of the design.


Figure 1 • 8b10b Design Block Diagram



2.4.1 Design Implementation

The following figure shows the Libero SoC PolarFire software design implementation of the transceiver 8b10b design.

Figure 2 • 8b10b Design Implementation




2.4.2 IP Configuration

This section describes how to configure transceiver interface, transceiver reference clock, transmit PLL, CoreFIFO, and Clock Conditioning Circuitry before executing the demo design.

2.4.2.1 PolarFire Transceiver Configurator

The PolarFire transceiver interface configurator is set to 5 Gbps, 32-bit PCS-Fabric interface width and 8b10b mode. The following figure shows the PolarFire Transceiver Interface configurator settings.


Figure 3 • Transceiver Interface Configurator in 8b10b Mode



2.4.2.2 PolarFire Transceiver Reference Clock

The transceiver reference clock can be configured either as a differential clock, or two single-ended REFCLKs. This demo requires a single REFCLK. The REFCLK can source transceivers, and global clock network in this design. The reference clock 0 is configured as a differential reference clock as shown in the following figure.


Figure 4 • 8b10b Mode Reference Clock Configurator



2.4.2.3 Transmit PLL

The transmit PLLs reference clock and desired output clock are set to 125 MHz and 5000 Mbps, respectively as shown in the following figure. The PolarFire transceiver is a half-rate architecture, that is, the internal high-speed path uses both edges of the clock to keep the clock rates down. The clock thus runs at half of the data rate, thereby consuming less dynamic power.


Figure 5 • PLL Configurator



2.4.2.4 Clock Conditioning Circuitry

PF_CCC block provides 125 MHz output clock to UART interface. It receives 160 MHz input reference clock from on-board RC oscillator. It is configured as shown in the following figure.


Figure 6 • CCC Configurator



2.4.2.5 CDC_FIFO

CoreFIFO block synchronizes CDC (clock domain crossing) data signals between fabric and UART interface. It is configured as shown in the following figure.

Figure 7 • CDC_FIFO



Configuring FIFO_CDC_FIFO_0 (COREFIFO 2.6.108)

Configuration

FIFO Operation

Controller Type : With LSRAM Clocks : Dual Clock

RAM Used : None - Controller Only

Memory Pipeline : Non Pipelined

ECC : Disabled

☐ Prefetch (Single Clock Cycle Read) ☐ FWFT (First-Word Fall-Through)

Clock, Enable and Reset

Read Clock : Rising Edge Write Clock : Rising Edge

Read Enable : Active High Write Enable : Active High

Reset : Active Low

Read Port

Width : 35 Depth : 1024

Write Port

Width : 35 Depth : 1024

Data Handshake

☐ Read Data Valid ☐ Write Acknowledgement

☐ Disable Reads when FIFO is Empty ☐ Disable Writes when FIFO is Full

Flags

☐ Almost EMPTY Almost EMPTY Threshold : 4

☐ Almost FULL Almost FULL Threshold : 1020

☐ Underflow ☐ Overflow

☐ Write Count ☐ Read Count

Testbench : User

License : RTL

Check Configuration OK Cancel

2.4.3 Pattern Generator and Checker

The pattern generator module implements a 32-bit counter pattern used to drive the transceiver in 8b10b mode. Packets created in the pattern generator are separated by a K28.5 character. The packet payload is a simple incremental counting pattern. The pattern checker checks the packet and generates error flags if mismatch occurs, which can be monitored in the GUI application running in the host PC.

2.4.4 Port Description

The following table lists the important ports for the design.

Table 2 • 8b10b Port List

Port	Direction	Description
LANE0_RXD_P	Input	Transceiver Receiver differential input.
LANE0_RXD_N	Input	Transceiver Receiver differential input.
REF_CLK_PAD_P	Input	Transmit PLL input clock from reference clock interface.
REF_CLK_PAD_N	Input	Transmit PLL input clock from reference clock interface.
LANE0_PCS_ARST_N	Input	Asynchronous active-low reset for the PCS lane.
generate_err_i	Input	Injecting Error, active high.
clear_i	Input	Error counter clear input, active high
LANE0_TXD_P	Output	Transceiver Transmitter differential output.
LANE0_TXD_N	Output	Transceiver Transmitter differential output.
LANE0_RX_CLK_R	Output	Regional receive clock to fabric.
LANE0_TX_CLK_R	Output	Regional transmit clock to fabric.
LANE0_RX_VAL	Output	Receiver data valid flag associated with a lane.
error_o	Output	Error Flags.
lock_o	Output	Data lock flag.
error_count_o[31:0]	Output	Error count Flags.

2.4.5 Simulating the Design


Before you start:

1. Start Libero SoC PolarFire.
2. In the Projects toolbar, click Open Project.
3. Browse the PF_XCVR_8B10B folder for the 8b10b design
4. Navigate to the `libero_Design` folder, select PF_XCVR_8B10B.prjx and click **Open**. The PolarFire transceiver project opens in Libero SoC PolarFire.
5. Navigate to the **Design Hierarchy** tab and double-click the top level component. The SmartDesign page opens on the right pane and displays the high-level design. Now, you can view all of the design blocks and IP cores instantiated in the design.

Note: If not already installed, download the PF_XCVR_REF_CLK, PF_TX_PLL and PF_CCC, and PF_XCVR cores under Libero SoC PolarFire > Catalog.

In the **Design Flow** tab, double-click **Simulate** under **Verify Pre-Synthesized Design** to simulate the design as shown in the following figure. The ModelSim tool takes around five minutes to complete the simulation.

Figure 8 • Simulating the 8b10b Design



2.4.6 Simulation Flow

The following steps describe the simulation flow:

1. At the start, the transceiver is kept at reset.
2. The `pattern_gen_0` block sends incremental counter pattern with K28.5 character to the transceiver.
3. Transmitter lanes are connected to receiver lanes internally in the testbench stimulus.
4. The `pattern_chk_0` block waits for valid data and starts checking the receiver data.
5. The `Generate_err_i` input can be pulsed to send 32'hFFFFFFEF instead of the counter pattern. This increments the `error_count_o[31:0]`.

The following figures shows the simulation waveform for the 8b10b design highlighting pattern checker status signals and Tx/Rx data match.

Figure 9 • Simulation Waveform for 8b10b Design Highlighting Pattern Checker Status






Figure 10 • Simulation Waveform for 8b10b Design Highlighting Tx and Rx Data Match


2.5 Reference Design 2: PMA Design


The second reference design implements the PolarFire transceiver in PMA mode. The design includes a PRBS pattern generator and PRBS pattern checker, and the PolarFire transceiver in PMA mode. The following figure shows the block diagram for the PMA design.

Figure 11 • PMA Design Block Diagram


2.5.1 Design Implementation

The following figure shows the Libero SoC PolarFire software design implementation of the transceiver PMA design.

Figure 12 • PMA Design Implementation




2.5.2 IP Configuration

The IP and macros for the transceiver, transceiver reference clock, transmit PLL, CoreFIFO, and Clock Conditioning Circuitry need to be configured before simulating the demo design.

2.5.2.1 PolarFire Transceiver Configurator

The PolarFire Transceiver block includes the transceiver. The PolarFire Transceiver Interface configurator is set to 5 Gbps, 40-bit PCS-Fabric interface width, and PMA mode as shown in the following figure.


Figure 13 • Transceiver Interface Configurator in PMA Mode



2.5.2.2 PolarFire Transceiver Reference Clock

The transceiver reference clock can be configured either as a differential, or two single-ended REFCLKs. This demo requires a single REFCLK. The REFCLK can source transceivers, and global clock network in this design. The reference clock 0 is configured as a differential reference clock as shown in the following figure.


Figure 14 • PMA Mode Reference Clock Configurator



2.5.2.3 Transmit PLL

The transmit PLLs reference clock and desired output clock are set to 125 MHz and 5000 Mbps, respectively as shown in the following figure.


Figure 15 • PLL Configurator



2.5.2.4 Clock Conditioning Circuitry

PF_CCC block provides 125 MHz output clock to UART interface. It receives 160 MHz input reference clock from on-board RC oscillator. It is configured as shown in the following figure.


Figure 16 • CCC Configurator



2.5.2.5 CDC_FIFO

CoreFIFO block synchronizes CDC (clock domain crossing) data signals between fabric and UART interface. It is configured as shown in the following figure.

Figure 17 • CDC_FIFO



Configuring FIFO_CDC_FIFO_0 (COREFIFO 2.6.108)

Configuration

FIFO Operation

Controller Type : With LSRAM Clocks : Dual Clock

RAM Used : None - Controller Only

Memory Pipeline : Non Pipelined

ECC : Disabled

☐ Prefetch (Single Clock Cycle Read) ☐ FWFT (First-Word Fall-Through)

Clock, Enable and Reset

Read Clock : Rising Edge Write Clock : Rising Edge

Read Enable : Active High Write Enable : Active High

Reset : Active Low

Read Port

Width : 35 Depth : 1024

Write Port

Width : 35 Depth : 1024

Data Handshake

☐ Read Data Valid ☐ Write Acknowledgement

☐ Disable Reads when FIFO is Empty ☐ Disable Writes when FIFO is Full

Flags

☐ Almost EMPTY Almost EMPTY Threshold : 4

☐ Almost FULL Almost FULL Threshold : 1020

☐ Underflow ☐ Overflow

☐ Write Count ☐ Read Count

Testbench : User

License : RTL

Check Configuration OK Cancel

2.5.3 PRBS Generator and Checker

The generator implements the PRBS polynomial and generates a continuous sequence of PRBS7 patterns of 40 bits each. The PRBS checker uses input PRBS data from the receiver side of the transceiver to generate PRBS data locally, the two are then compared for data integrity. An error flag is raised if data mismatch occurs.

2.5.4 Port Description

The following table lists the important ports for the design.

Table 3 • Port List for the PMA Design

Port	Direction	Description
LANE0_RXD_P	Input	Transceiver Receiver differential input.
LANE0_RXD_N	Input	Transceiver Receiver differential input.
LANE0_PCS_ARST_N	Input	Asynchronous active-low reset for the PCS lane.
LANE0_PMA_ARST_N	Input	Asynchronous active-low reset for the PMA lane.
LANE0_TXD_P	Output	Transceiver Transmitter differential output.
LANE0_TXD_N	Output	Transceiver Transmitter differential output.
LANE0_RX_CLK_R	Output	Regional receive clock to fabric.
LANE0_TX_CLK_R	Output	Regional transmit clock to fabric.
LANE0_TX_CLK_STABLE	Output	Transmits transceiver/PCS lane ready flag.
LANE0_RX_READY	Output	Receives transceiver/PCS lane ready flag.
LANE0_RX_VAL	Output	Receives data valid flag associated with a lane.
LANE0_RX_IDLE	Output	Receives electrical-idle detection flag.

2.5.5 Simulating the Design

The pattern generator module generates a PRBS pattern used to drive the transceiver in PMA mode, and the pattern checker checks the received PRBS data and generates error flags if data mismatch occurs.


Before you start:

1. Start Libero SoC PolarFire.
2. In the Projects toolbar, click Open Project.
3. Browse the PF_XCVR_PMA folder for the PMA design.
4. Navigate to the `libero_Design` folder, select PF_XCVR_PMA.prjx and click **Open**.
The PolarFire transceiver project opens in Libero SoC PolarFire.
5. Navigate to the **Design Hierarchy** tab and double-click the top level component.
The SmartDesign page opens on the right pane and displays the high-level design.

Now, you can view all of the design blocks and IP cores instantiated in the design.

Note: If not already installed, download the PF_XCVR_REF_CLK, PF_TX_PLL and PF_CCC, and PF_XCVR cores under Libero SoC PolarFire > Catalog.

In the **Design Flow** tab, double-click **Simulate** under **Verify Pre-Synthesized Design** to simulate the design as shown in the following figure. The ModelSim tool takes about 5 minutes to complete the simulation. Simulating the PMA Design



2.5.6 Simulation Flow

The following steps describe the simulation flow:

1. At the start, the transceiver is kept at reset.
2. The PRBS_gen block sends 40-bit wide PRBS7 pattern to the transceiver.
3. Transmitter lanes are connected to receiver lanes internally in the testbench stimulus.
4. The PRBS_chk block waits for the valid data and starts checking the receiver data.

The following figures show the simulation waveform for the PMA design highlighting PRBS checker status signals and Tx/Rx PRBS data lock.

Figure 18 • Simulation Waveform for PMA Design Highlighting PRBS Checker Status





Figure 19 • Simulation Waveform for PMA Design Highlighting PRBS Checker Lock


2.6 Reference Design 2B: PMA with Bit-slip Feature

This reference design example implements the PolarFire transceiver in native PMA mode with bit-slip feature. It includes a pattern generator to generate a 40-bit counter. The pattern checker checks the received data and compares it with the expected counter. The PolarFire transceiver is configured in native PMA mode.

The deserializer has a bit-slip feature for word alignment. In this mode, the CDR slips to the next bit from the deserializer. This feature helps with building word alignment logic in the fabric. It is available for PMA only applications using fabric-based alignment. The configurator enables this using RX_SLIP input port.

For more information about bit-slip feature, see the [UG0677: PolarFire FPGA Transceiver User Guide](#).


The following figure shows the block diagram for the PMA design with bit-slip feature.

Figure 20 • PMA with Bit-slip Feature Block Diagram

2.6.1 Design Implementation

The following figure shows the Libero SoC PolarFire software design implementation of the transceiver PMA design with bit-slip feature.

Figure 21 • Design Implementation of PMA with Bit-slip Feature




2.6.2 IP Configuration

The IP and macros for the transceiver, transceiver reference clock, transmit PLL, CoreFIFO, and Clock Conditioning Circuitry need to be configured before simulating the demo design.

2.6.2.1 PolarFire Transceiver Configurator

The PolarFire Transceiver block includes the transceiver. The PolarFire Transceiver Interface configurator is set to 5 Gbps, 40-bit PCS-Fabric interface width, and PMA mode as shown in the following figure.


Figure 22 • Transceiver Interface Configurator in PMA Mode



2.6.2.2 PolarFire Transceiver Reference Clock

The transceiver reference clock can be configured either as a differential, or two single-ended REFCLKs. This demo requires a single REFCLK. The REFCLK can source transceivers, and global clock network in this design. The reference clock 0 is configured as a differential reference clock as shown in the following figure.


Figure 23 • PMA Mode Reference Clock Configurator



2.6.2.3 Transmit PLL

The transmit PLLs reference clock and desired output clock are set to 125 MHz and 5000 Mbps, respectively as shown in the following figure.


Figure 24 • PLL Configurator



2.6.2.4 Clock Conditioning Circuitry

PF_CCC block provides 125 MHz output clock to UART interface. It receives 160 MHz input reference clock from on-board RC oscillator. It is configured as shown in the following figure.


Figure 25 • CCC Configurator



2.6.2.5 CDC_FIFO

CoreFIFO block synchronizes CDC (clock domain crossing) data signals between fabric and UART interface. It is configured as shown in the following figure.

Figure 26 • CDC_FIFO



Configuring FIFO_CDC_FIFO_0 (COREFIFO 2.6.108)

Configuration

FIFO Operation

Controller Type: With LSRAM Clocks: Dual Clock

RAM Used: None - Controller Only

Memory Pipeline: Non Pipelined

ECC: Disabled

☐ Prefetch (Single Clock Cycle Read) ☐ FWT (First-Word Fall-Through)

Clock, Enable and Reset

Read Clock: Rising Edge Write Clock: Rising Edge

Read Enable: Active High Write Enable: Active High

Reset: Active Low

Read Port

Width: 35 Depth: 1024

Write Port

Width: 35 Depth: 1024

Data Handshake

☐ Read Data Valid ☐ Write Acknowledgement

☐ Disable Reads when FIFO is Empty ☐ Disable Writes when FIFO is Full

Flags

☐ Almost EMPTY Almost EMPTY Threshold: 4

☐ Almost FULL Almost FULL Threshold: 1020

☐ Underflow ☐ Overflow

☐ Write Count ☐ Read Count

Testbench: User

License: RTL

Check Configuration OK Cancel

2.6.3 Pattern Generator and Checker

The pattern generator transmits K28.5 character and waits for the symbol alignment to occur with the help of CDR bit-slip feature. When symbol alignment occurs on the receiver side, valid_signal gets asserted from Bit_slip_shift_0 module. Transmitter starts generating 40-bit incremental counter pattern when valid_signal is asserted. The pattern checker checks the received data and compares it with the expected counter pattern. An error flag is raised if data mismatch occurs. Error flags can be monitored using GUI application running in the host PC.

2.6.4 Bit-slip Shift

Bit-slip shift module receives data from transceiver. Using a finite state machine, it compares if transceiver receiver data is equal to K28.5 character value. If this value is not received, it asserts RX_SLIP port of the transceiver interface until the expected K28.5 character is received. When expected K28.5 character is received, valid_signal is asserted, which is used to trigger finite state machines in pattern_gen_0 and pattern_chk_0 modules.

2.6.5 Port Description

The following table lists the important ports for the design.

Table 4 • Port List for the PMA Design

Port	Direction	Description
LANE0_RXD_P	Input	Transceiver Receiver differential input.
LANE0_RXD_N	Input	Transceiver Receiver differential input.
LANE0_PCS_ARST_N	Input	Asynchronous active-low reset for the PCS lane.
LANE0_PMA_ARST_N	Input	Asynchronous active-low reset for the PMA lane
LANE0_RX_SLIP	Input	Rising-edge requests for the transceiver lane to CDR slip the parallel boundary by one bit.
LANE0_TXD_P	Output	Transceiver Transmitter differential output.
LANE0_TXD_N	Output	Transceiver Transmitter differential output.
LANE0_RX_CLK_R	Output	Regional receive clock to fabric.
LANE0_TX_CLK_R	Output	Regional transmit clock to fabric.
LANE0_TX_CLK_STABLE	Output	Transmits transceiver/PCS lane ready flag.
LANE0_RX_READY	Output	Receives transceiver/PCS lane ready flag.
LANE0_RX_VAL	Output	Receives data valid flag associated with a lane.
LANE0_RX_IDLE	Output	Receives electrical-idle detection flag.

2.6.6 Simulating the Design


The pattern generator module generates a incremental counter pattern used to drive the transceiver in PMA mode. The pattern checker checks the received counter data and generates error flags if data mismatch occurs.

Before you start:

1. Start Libero SoC PolarFire.
2. In the Projects toolbar, click Open Project.
3. Browse PF_XCVR_PMA_With_Bit_Slip folder for PMA design with bit slip feature
4. Navigate to the libero_Design folder, select PF_XCVR_PMA_BIT_SLIP.prjx and click **Open**. The PolarFire transceiver project opens in Libero SoC PolarFire.
5. Navigate to the **Design Hierarchy** tab and double-click the top level component. The SmartDesign page opens on the right pane and displays the high-level design. Now, you can view all of the design blocks and IP cores instantiated in the design.

Note: If not already installed, download the PF_XCVR_REF_CLK, PF_TX_PLL, PF_CCC, and PF_XCVR cores under Libero SoC PolarFire > Catalog.

In the **Design Flow** tab, double-click **Simulate** under **Verify Pre-Synthesized Design** to simulate the design as shown in the following figure. The ModelSim tool takes about five minutes to complete the simulation.



2.6.7 Simulation Flow

The following steps describe the simulation flow:

1. At the start, the transceiver is kept at reset.
2. The Pattern_gen block sends 40-bit wide K28.5 pattern to the transceiver.
3. Transmitter lanes are connected to receiver lanes internally in the testbench stimulus.
4. Bit_slip_shift module receives data from transceiver and keeps asserting RX_SLIP port until symbol alignment occurs and then asserts valid_signal.
5. After symbol alignment, pattern_gen block starts sending incremental counter pattern and pattern_chk block starts checking the receiver data.

The following figures show the simulation waveform for the PMA design highlighting pattern_chk block status signals and Tx/Rx PRBS data lock.

Figure 27 • Simulation Waveform for PMA Design Highlighting CDR Bit-slip Status






Figure 28 • Simulation Waveform for PMA Design Highlighting Pattern Checker Lock

2.7 Reference Design 3: 64b66b Design

This reference design example implements the PolarFire transceiver in 64b66b mode. It includes a pattern generator to generate a 64-bit counter. The pattern checker checks the received data and compares it with the expected counter. The PolarFire transceiver is configured in 64b66b mode.


The following figure shows the block diagram for the 64b66b design.

Figure 29 • 64b66b Design Block Diagram

2.7.1 Design Implementation

The following figure shows the Libero Soc PolarFire software design implementation of the transceiver in 64b66b mode, 10 Gbps and PCS-Fabric interface width of 64.

Figure 30 • 64b66b Design Implementation




2.7.2 IP Configuration

The IP and macros for the transceiver, transceiver reference clock, transmit PLL, CoreFIFO, and lock Conditioning Circuitry need to be configured before simulating the demo design.

2.7.2.1 PolarFire Transceiver Configurator

The PolarFire Transceiver block includes the transceiver block. The PolarFire Transceiver configurator is 64b66b mode. The following figure shows the PolarFire Transceiver configurator setting.


Figure 31 • Transceiver Interface Configurator in 64b66b Mode



2.7.2.2 PolarFire Transceiver Reference Clock

The reference clock 0 is configured as a differential reference clock as shown in the following figure.


Figure 32 • 64b66b Mode Reference Clock Configurator



2.7.2.3 Transmit PLL

The transmit PLLs reference clock and desired output clock are set to 125 MHz and 10312.5 Mbps, respectively as shown in the following figure.


Figure 33 • PLL Configurator



2.7.2.4 Clock Conditioning Circuitry

PF_CCC block provides 125 MHz output clock to UART interface. It receives 160 MHz input reference clock from on-board RC oscillator. It is configured as shown in the following figure.


Figure 34 • CCC Configurator



2.7.2.5 CDC_FIFO

CoreFIFO block synchronizes CDC (clock domain crossing) data signals between fabric and UART interface. It is configured as shown in the following figure.

Figure 35 • CDC_FIFO



Configuring FIFO_CDC_FIFO_0 (COREFIFO 2.6.108)

Configuration

FIFO Operation

Controller Type : With LSRAM Clocks : Dual Clock

RAM Used : None - Controller Only

Memory Pipeline : Non Pipelined

ECC : Disabled

☐ Prefetch (Single Clock Cycle Read) ☐ FWFT (First-Word Fall-Through)

Clock, Enable and Reset

Read Clock : Rising Edge Write Clock : Rising Edge

Read Enable : Active High Write Enable : Active High

Reset : Active Low

Read Port

Width : 35 Depth : 1024

Write Port

Width : 35 Depth : 1024

Data Handshake

☐ Read Data Valid ☐ Write Acknowledgement

☐ Disable Reads when FIFO is Empty ☐ Disable Writes when FIFO is Full

Flags

☐ Almost EMPTY Almost EMPTY Threshold : 4

☐ Almost FULL Almost FULL Threshold : 1020

☐ Underflow ☐ Overflow

☐ Write Count ☐ Read Count

Testbench : User

License : RTL

Check Configuration OK Cancel

2.7.3 Pattern Generator and Checker

The pattern generator generates a 64-bit counter. The pattern checker checks the received data and compares it with the expected counter. If the received sequence does not match the one transmitted by the generator, the checker raises an error flag.

2.7.4 Port Description

The following table lists the important ports for the design.

Table 5 • Port List for the 64b66b Design

Port	Direction	Description
LANE0_RXD_P	Input	Transceiver receiver differential input.
LANE0_RXD_N	Input	Transceiver receiver differential input.
REF_CLK_PAD_P	Input	Transmit PLL input clock from reference clock interface
REF_CLK_PAD_N	Input	Transmit PLL input clock from reference clock interface
LANE0_PCS_ARST_N	Input	Asynchronous active-low reset for the PCS logic.
LANE0_PMA_ARST_N	Input	Asynchronous active-low reset for the PMA logic.
reset_n	Input	Active low reset for the fabric logic
clr_err_counter	Input	Error counter clear input
LANE0_TXD_P	Output	Transceiver transmitter differential output.
LANE0_TXD_N	Output	Transceiver transmitter differential output.
LANE0_STATUS_LOCK	Output	Indicates the lane status
LANE0_RX_VAL	Output	Receives data valid flag associated with a lane.
error_out_o	Output	Error Flags
error_count_o[31:0]	Output	Error count Flags
Lock_o	Output	Data lock flag

2.7.5 Simulating the Design


The pattern generator module generates a counter/prbs-31 pattern used to drive the transceiver in 64b66b mode, and the pattern checker checks the packet and generator error flags.

1. Before you start:
2. Start Libero SoC PolarFire.
3. In the Projects toolbar, click Open Project.
4. Browse the PF_XCVR_64B66B folder for the 64b66b design.
5. Navigate to the libero_Design folder, select PF_XCVR_64B66B.prjx and click **Open**. The PolarFire transceiver project opens in Libero SoC PolarFire.
6. Navigate to the **Design Hierarchy** tab and double-click the top level component. The SmartDesign page opens on the right pane and displays the high-level design. Now, you can view all of the design blocks and IP cores instantiated in the design.

Note: If not already installed, download the PF_XCVR_REF_CLK, PF_TX_PLL, PF_CCC, and PF_XCVR cores under Libero SoC PolarFire > Catalog.

In the **Design Flow** tab, double-click **Simulate** under **Verify Pre-Synthesized Design** to simulate the design as shown in the following figure. The ModelSim tool takes about five minutes to complete the simulation.

Figure 36 • Simulating the 64b66b Design



2.7.6 Simulation Flow

The following steps describe the simulation flow:

1. At the start, the transceiver is kept at reset.
2. The pattern generator sends 64b66b start of sequence (“78 00 00 00 00 00 00”) using sync header “10”.
3. Once the lane_status_lock is asserted and transceiver is ready, the pattern generator sends counter pattern using the sync header “01”.
4. Transmitter lanes are connected to receiver lanes internally in the testbench stimulus.
5. The pattern checker waits for the valid data and starts checking the received data.

The following figure shows the simulation waveform for the 64b66b design highlighting pattern checker status signals and Tx/Rx data match.

Figure 37 • Simulation Waveform for 64b66b Design Highlighting Pattern Checker Status





Figure 38 • Simulation Waveform for 64b66b Design Highlighting Tx and Rx Data Match


2.8 Clocking Structure

In the reference designs, there are two clock domains. The on-board 125 MHz crystal oscillator drives the XCVR reference clock in 8b10b, PMA, 64b66b designs, and PMA with Bit Slip design. This provides clock source to the Data Counter and Data Checker blocks. The on-chip 160 MHz RC oscillator drives the UART_IF_0 block. The following figure shows the clocking structure in the reference design.

Figure 39 • Clocking Structure


2.9 Reset Structure

In the 8b10b, PMA, PMA with bit slip and 64b66b mode reference designs, the reset signal of data generator, data checker, and UART blocks are issued using Reset_Block module. Reset_sync_tx_0 (CoreReset_PF) module releases active low reset of data generator block when TX_CLK_STABLE from PF_XCVR interface, DEVICE_INIT_DONE signal from PF_INIT_MONITOR block, and start signal from UART_INTERFACE module are asserted.

Similarly, Reset_sync_rx_0 (CoreReset_PF) module releases active low reset of data checker when RX_READY from PF_XCVR interface, DEVICE_INIT_DONE signal from PF_INIT_MONITOR block, and start signal from UART_INTERFACE module are asserted. This is to ensure that data generation and analysis starts only after transceiver Tx and Rx links are ready and independent.


Reset_sync_uart_0 (CoreReset_PF) module releases active low reset of UART_INTERFACE when PLL_LOCK output from PF_CCC block and DEVICE_INIT_DONE signal from PF_INIT_MONITOR block are asserted.

DEVICE_INIT_DONE signal is asserted when the device initialization is complete. For more information about device initialization, see [UG0725: PolarFire FPGA Device Power-Up and Resets User Guide](#).

For more information on CoreReset_PF IP core, see CoreReset_PF handbook from the Libero catalog.

The following figure shows the reset structure in the reference design.

Figure 40 • Reset Structure



3 Libero Design Flow

This chapter describes the Libero design flow, which includes the following steps:


- Synthesize
- Place and Route
- Verify timing
- Design and Memory Initialization
- Generate Bitstream
- Run PROGRAM Action

The Libero SoC software design flow is similar for all reference designs.

3.1 Synthesize

In the **Design Flow** window, double-click **Synthesize**. When the synthesis is successful, a green check mark appears as shown in the following figure.

Figure 41 • Synthesize



3.2 Resource Utilization

The following table lists the resource utilization of the 8b10b design after synthesis.

Note: These values may vary slightly for different Libero runs, settings, and seed values.

Table 6 • 8b10b Design Resource Utilization

Type	Used	Total	Percentage
4LUT	536	299544	0.18
DFF	422	299544	0.14
Transceiver lanes	1	8	12.50
TX_PLL	1	11	9.09
XCVR_REF_CLK	1	6	16.67

The following table lists the resource utilization of the PMA design after synthesis.

Table 7 • PMA Design Resource Utilization

Type	Used	Total	Percentage
4LUT	640	299544	0.21
DFF	508	299544	0.17
Transceiver lanes	1	8	12.50
TX_PLL	1	11	9.09
XCVR_REF_CLK	1	6	16.67

The following table lists the resource utilization of the 64b66b design after synthesis.

Table 8 • 64b66b Design Resource Utilization

Type	Used	Total	Percentage
4LUT	691	299544	0.23
DFF	729	299544	0.24
Transceiver lanes	1	8	12.50
TX_PLL	1	11	9.09
XCVR_REF_CLK	1	6	16.67

The following table lists the resource utilization of the PMA with bit-slip design after synthesis.

Table 9 • PMA with Bit-slip Design Resource Utilization

Type	Used	Total	Percentage
4LUT	584	299544	0.19
DFF	461	299544	0.15
Transceiver lanes	1	8	12.50
TX_PLL	1	11	9.09
XCVR_REF_CLK	1	6	16.67

The following table lists the resource utilization of the SmartBert design after synthesis.


Table 10 • SmartBert Design Resource Utilization

Type	Used	Total	Percentage
4LUT	6103	299544	2.04
DFF	1078	299544	0.36
Transceiver lanes	1	8	12.50
TX_PLL	1	11	9.09
XCVR_REF_CLK	1	6	16.67

3.3 Place and Route

For all the designs, the TX_PLL, XCVR_REF_CLK, and XCVR need to be constrained using the I/O Editor as shown in the following figure.


Figure 42 • I/O Editor



Note: For all demo designs, Quad1/Lane1 is used in order to use the on-board loop-back on the PolarFire Splash Kit.

In the **Design Flow** window, double-click **Place and Route**. When place and route is successful, a green check mark appears as shown in the following figure.


Figure 43 • Place and Route



3.4 Verify Timing

In the **Design Flow** window, double-click **Verify Timing**. When the design successfully meets the timing requirements, a green tick mark appears as shown in the following figure.


Figure 44 • Design Flow



3.5 Design and Memory Initialization

This option is used to create the XCVR initialization client, which is used in the demo design. When the PolarFire device powers up, the transceiver block is initialized by the initialization client generated during the **Configure Design Initialization Data and Memories** stage in the design flow. For more information about device power-up, see *UG0725: PolarFire FPGA Device Power-up and Resets User Guide*.

Figure 45 • Generate Design Initialization Data



3.6 Generate Bitstream

To generate the bitstream:

1. Double-click **Generate Bitstream** from the **Design Flow** tab. When the bitstream is successfully generated, a green tick mark appears as shown in Figure 47, page 37.
2. Right-click **Generate Bitstream** and select **View Report** to view the corresponding log file in the **Reports** tab.

3.7 Run PROGRAM Action

After generating the bitstream, the PolarFire device can be programmed. Follow these steps to program the PolarFire device:

1. Ensure that the jumper settings on the board are same as listed in the following table.


Table 11 • Jumper Settings

Jumper	Description
J5, J6, J7, J8, J9	Close pin 2 and 3 for programming the PolarFire FPGA through FTDI
J11	Close pin 1 and 2 for programming through FTDI chip
J10	Close pin 1 and 2 for programming through FTDI SPI
J4	Close pin 1 and 2 for manual power switching using SW1
J3	Open pin 1 and 2 for 1.0 V

2. Connect the power supply cable to the **J2** connector on the board.
3. Connect the USB cable from the Host PC to **J1** (FTDI port) on the board.
4. Power on the board using the **SW1** slide switch.

The following figure shows the board setup.

Figure 46 • Board Setup



5. Double-click **Run PROGRAM Action** from the **Libero > Design Flow** tab.

When the device is programmed successfully, a green tick mark appears as shown in the following figure. See [Running the Demo](#), page 40 to run the Multi-rate transceiver demo.

Figure 47 • Programming the Device



4 Programming the Device Using FlashPro

This chapter describes how to program the PolarFire device with the .stp programming file using FlashPro. The .stp file is available at the following design files folder location:

- **8b10b**: mpf_dg0815_liberosocpolarfirev2p2_df\PF_XCVR_8B10B\Programming_File
- **64b66b**: mpf_dg0815_liberosocpolarfirev2p2_df\PF_XCVR_64B66B\Programming_File
- **PMA**: mpf_dg0815_liberosocpolarfirev2p2_df\PF_XCVR_PMA\Programming_File
- **PMA_WITH_BIT_SLIP**:
mpf_dg0815_liberosocpolarfirev2p2_df\PF_XCVR_PMA_With_Bit_Slip\Programming_File
- **SmartBert**: mpf_dg0815_liberosocpolarfirev2p2_df\PF_XCVR_SmartBert\Programming_File

Follow these steps:

1. Ensure that the jumper settings on the board are same as listed in the following table.


Table 12 • Jumper Settings

Jumper	Description
J5, J6, J7, J8, J9	Close pin 2 and 3 for programming the PolarFire FPGA through FTDI
J11	Close pin 1 and 2 for programming through FTDI chip
J10	Close pin 1 and 2 for programming through FTDI SPI
J4	Close pin 1 and 2 for manual power switching using SW1
J3	Open pin 1 and 2 for 1.0 V

2. Connect the power supply cable to the **J2** connector on the board.
3. Connect the USB cable from the Host PC to **J1** (FTDI port) on the board.
4. Power on the board using the **SW1** slide switch.


The following figure shows the board setup.

Figure 48 • Board Setup



5. Download the demo design from:
http://soc.microsemi.com/download/rsc/?f=mpf_dg0815_liberosocpolarfirev2p2_df
6. On the host PC, start the FlashPro software.
7. Click **New Project** to create a new project. In the New Project window, enter project name.
8. Click **Browse** and navigate to the location where you want to save the project.
9. Select **Single device** as the programming mode and click **OK** to save the project.
10. Click **Configure Device**.
11. Click **Browse**, and navigate to the location where the PF_XCVR_8B10B.stp or PF_XCVR_64B66B.stp or PF_XCVR_PMA_with_bit_slip.stp or PF_XCVR_PMA.stp PF_XCVR_SmartBert_5G.stp (for 5 Gbps data rate design) or PF_XCVR_SmartBert_8G.stp (for 8 Gbps data rate design) or PF_XCVR_SmartBert_10G (for 10 Gbps data rate design) file is located and select the file.
12. Click **Program** to program the device.
 The Programmer List Window in the FlashPro, shows the Programmer Name, Programmer Type, Port, Programmer Status, and the Programmer Enabled information.

Figure 49 • Programming the Device with FlashPro5



When the device is programmed successfully, a Run PASSED status is displayed. See [Running the Demo](#), page 40 to run the Multi-rate transceiver demo.


5 Running the Demo

This chapter describes how to install and use the GUI for selecting the test patterns and monitoring the loopback data.

Follow these steps:


1. Install the **GUI_Installer** (setup.exe) from the following design files folder:
mpf_dg0815_liberosocpolarfirev2p2_df\GUI_Installer
2. Apply default options as shown in the following figure.

Figure 50 • Installing PMA_PCS Demo Application




3. Click **Next** to start the installation.

Figure 51 • PMA_PCS Application Installation Steps




4. Click **Finish** to complete the installation.

Figure 52 • Successful Installation of PMA_PCS Application




5. Go to **All Programs > PMA_PCS > PMA_PCS**. The PMA_PCS Demo window is displayed as shown in the following figure.
6. Select the COM port number that is detected to configure the serial port.
7. Click **Connect** to connect the GUI to the board through the selected port as shown in the following figure. After successfully connecting, the host connection status turns green as shown in the following figure.

Figure 53 • Selecting COM Port and Connecting



8. Click **Start** to start the PMA_PCS demo. The data starts getting generated and sent over the serial transmit link. It is then received by the receiver and checked for any errors. The status can be monitored using the status signals on the GUI at any time as shown in the following figure. The following are the status signals:
 - Host connection: indicates UART connection status
 - Serial Link: indicates transceiver link status
 - Rx Lock: indicates if the transmitter and receiver data got locked
 - PayLoad error: indicates if there is a data mismatch between pattern generator and checker.


Figure 54 • PMA PCS Status Signals



9. Click **Generate Error** to generate error in the data and observe the error status as shown in the following figure.


Note: Error counter displayed is a 32-bit counter running at a very high frequency clock. It keeps incrementing until injected error is cleared by clicking **Clear Error**.

Figure 55 • Generate Data Error



10. Click **Clear Error** to stop generate error and observe that **Rx Lock** and **PayLoad Error** turns green, and Error Count is displayed as 0 as shown in the following figure.

Figure 56 • Clear Data Error



11. Click **Stop** to stop the PMA_PCS demo.
The Multi-rate transceiver demo is successfully run.


6 Appendix: PolarFire Transceiver Overview

PolarFire FPGA transceivers include all required analog functions for high-speed data transmission between devices over printed circuit boards (PCB) and high-quality cables. They are optimized for low-power operation and are suitable for a variety of device-to-device communication protocols.

The transceiver supports the following embedded PCS:

- **8b10b**—The 8b10b mode supports only encodes and decodes for interface widths of 16, 32, and 64 bits at the PMA. The 8b10b trans-coders are protocol independent; in other words, they do not include a protocol-specific word aligner or word alignment state machine. Comma-detection is supported in this mode. The serial data must be aligned to comma-alignment boundaries before being used as parallel data. Without proper alignment, the incoming 8b10b data does not decode correctly. The comma character (K28.5) is usually used for alignment, as its 10-bit code is guaranteed not to occur elsewhere in the encoded bit stream. The bit-slip functions in the FPGA fabric can be used to implement the word align or word alignment state machine as required.
- **64b66b**—The 64b66b/64b67b (64b6xb) interface modes are used for mainly 10 Gbps-based protocols, 10G base interface over Ethernet (10GBASE-R/KR), and common public radio interface (CPRI) rates of 9.830 Gbps, and 40GBASE-R standards. The 64b/66b encoder is used to achieve DC balance and sufficient data transitions for clock recovery. It encodes 64-bit XGMII data and 8-bit XGMII control into 10GBASE-R 66-bit control or data blocks in accordance with Clause 49 of the IEEE802.3-2008 specification.
- **PIPE**—The standard PIPE interface provides a standard interface between the PMA lane and the higher link-level of the PHY. The PHY interface for the PCI Express supports both, PCIe Gen1/2 and SATA 1.0/2.0/3.0.
- **PMA only**—direct access to the PMA without any encoding. The transceiver PMA mode is useful in supporting protocols such as SDI-HD. The PMA Only mode is also used for 1GbE interfaces. The CoreTSE suite of 1GbE IPs contain a soft 8b10b encoder/decoder that allows the use of either the transceiver, or the I/O CDR for implementing this standard.
- **PCIe**—Fully embedded PCIe Gen1/Gen2 root-port or endpoint subsystem (PCIESS) with AXI4 user interfaces with built-in DMA.

For more information, see the [UG0677: PolarFire FPGA Transceiver User Guide](#).

Figure 57 • PolarFire FPGA Transceiver

The Microsemi Libero SoC PolarFire design software supports configuring transceivers for various modes of operation. The Libero SoC PolarFire software design tools allow designers to set the configuration needed for a specific operational mode for each transceiver lane. The software correctly provisions and generates all of the required programming and configuration data used to initialize and bring the transceiver into operation. The transceiver configuration registers are set automatically by the Libero Transceiver Interface configurator. These registers must be left at the default values set by the configurator, except for use cases that explicitly request different values.

7 Appendix: How to Use SmartBert IP


The CoreSmartBert core provides a demonstration platform for PolarFire transceiver (PF_XCVR). It can be customized to use different line rates and reference clock rates. PRBS data pattern generators and checkers are included in the core. The pattern generator sends data out through the transmitter, accepts data through the receiver, and checks it against an internally generated pattern. These patterns are optimized for the logic width that are selected at run time.

Test the PMA functionality of PF_XCVR interface on board and SmartDebug provides the user interface to this core.

7.1 Reference Design: SmartBert IP Design

The reference design implements the PolarFire transceiver in PMA mode. The design includes a CoreSmartBert core along with TX_PLL, and XCVR_REF_CLK macros. The following figure shows the block diagram for the SmartBert design.


Figure 58 • SmartBert Design Block Diagram



7.1.1 Design Implementation

The following figure shows the Libero SoC PolarFire software design implementation of the transceiver PMA design using CoreSmartBert IP.

Figure 59 • CoreSmartBert IP Design Implementation




7.1.2 IP Configuration

The IP and macros for the CoreSmartBert IP, transceiver reference clock, and transmit PLL need to be configured before the demo design.

7.1.2.1 PolarFire CoreSmartBert IP Configurator

The PolarFire CoreSmartBert IP block includes the transceiver along with the in-built PRBS data pattern generators and checkers. The PolarFire Transceiver Interface is set to 5 Gbps and PMA settings are selected as shown in the following figure.


Figure 60 • CoreSmartBert Configurator



7.1.2.2 PolarFire Transceiver Reference Clock

The transceiver reference clock can be configured either as a differential, or two single-ended REFCLKs. This demo requires a single REFCLK. The REFCLK can source transceivers, and global clock network in this design. The reference clock 0 is configured as a differential reference clock as shown in the following figure.


Figure 61 • PMA Mode Reference Clock Configurator—CoreSmartBert



7.1.2.3 Transmit PLL

The transmit PLLs reference clock and desired output clock are set to 125 MHz and 5000 Mbps, respectively as shown in the following figure.

Figure 62 • PLL Configurator—CoreSmartBert



7.1.3 Port Description

The following table lists the important ports for the design.

Table 13 • Port List for the CoreSmartBert IP Design

Port	Direction	Description
LANE0_RXD_P	Input	Transceiver Receiver differential input.
LANE0_RXD_N	Input	Transceiver Receiver differential input.
REF_CLK_PAD_P	Input	Transmit PLL input clock from reference clock interface.
REF_CLK_PAD_N	Input	Transmit PLL input clock from reference clock interface.
LANE0_TXD_P	Output	Transceiver Transmitter differential output.
LANE0_TXD_N	Output	Transceiver Transmitter differential output.

7.2 How to Use SmartBert

After programming the SmartBert IP design, double-click **Generate SmartDebug FPGA Array Data** to generate SmartDebug data and then double-click **SmartDebug Design** in the **Design Flow** window as shown in the following figure.


Figure 63 • Launching SmartDebug Design Tools



The **SmartDebug** window is displayed, as shown in the following figure.

To access the debug transceiver feature, select **Debug TRANSCEIVER** in the SmartDebug window.


Figure 64 • SmartDebug Window Debug Options



To run SmartBert in Debug TRANSCEIVER, follow these steps:


1. Select the **SmartBERT** tab in the **Debug TRANSCEIVER** window.
2. Select the **Pattern** from the drop-down list.

Figure 65 • Debug TRANSCEIVER—Pattern Selection



3. Click **Start**. It enables both transmitter and the receiver for a particular lane and for a particular PRBS pattern. The following figure shows the status of the TXPLL, RXPLL, Lock to Data, Data rate, and the BER.

Figure 66 • Debug TRANSCEIVER—Status




When a SmartBert IP lane is added, the **Error Injection** column is displayed in the right pane. The error injection feature is provided to inject an error while running a PRBS pattern.

4. Click **Reset** to clear the error count under **Cumulative Error Count**. Error Count is displayed when the lane is added.

The following figure shows the **Smart BERT** tab with error count incremented using **Inject Error** in the **Debug TRANSCEIVER** window.

Figure 67 • SmartBert—Cumulative Error Count



For more information about Debug transceiver features, see [TU0804: PolarFire FPGA SmartDebug Hardware Design Tools Tutorial](#).

Note: If any of the probe points in SmartBert tab are not working as expected, see Appendix: Known Issues section in [TU0804: PolarFire FPGA SmartDebug Hardware Design Tools Tutorial](#).

The SmartBert reference design is configured for 5Gbps transceiver data rate. Separate programming files (*.stp) and corresponding design debug data container (DDC) for different transceiver data rates are exported from Libero and provided in the following locations:


- *.stp file: mpf_dg0815_liberocpolarfirev2p2_df\PF_XCVR_SmartBert\Programming_File
- *.ddc file: mpf_dg0815_liberocpolarfirev2p2_df\PF_XCVR_SmartBert\Source_File

Launch SmartDebug in standalone mode and import the DDC file to access all debug features.

Follow the steps to import *.ddc file in standalone SmartDebug.

1. Launch SmartDebug in standalone mode.
2. In the **SmartDebug** window, click **Project > New Project**. The Create SmartDebug Project dialog box opens as shown in the following figure.
3. Select the **Import from DDC File** in the **Create SmartDebug Project** dialog box and browse the *.ddc file. The design debug data of the target device, all hardware, and JTAG chain information present in the DDC file exported from Libero are automatically inherited by the SmartDebug project.

Figure 68 • Create SmartDebug Project



For more information about how to export DDC file from Libero, see [TU0804: PolarFire FPGA SmartDebug Hardware Design Tools Tutorial](#).

8 Appendix: References

This section lists documents that provide more information about the Multi-rate Transceiver and IP cores used in the reference design.

- For information about PolarFire transceiver blocks, PF_XCVR, PF_TX_PLL, and PF_XCVR_REF_CLK, see [UG0677: PolarFire FPGA Transceiver User Guide](#).
- For more information about CCC, see [UG0684: PolarFire FPGA Clocking Resources User Guide](#).
- For more information about Libero, ModelSim, and Synplify, see the [Microsemi Libero SoC PolarFire](#) web page.
- For more information about device and memory initialization, see [UG0725: PolarFire FPGA Device Power-Up and Resets User Guide](#).
- For more information about SmartDebug features, see [TU0804: PolarFire FPGA SmartDebug Hardware Design Tools Tutorial](#).
- For more information about PolarFire FPGA Splash Kit, see [UG0786: PolarFire FPGA Splash Kit User Guide](#).
- For more information about CoreUART, see [CoreUART Handbook](#).