



# Total Ionizing Dose Test Report

**No. 18T-RTAX4000S-CQ352-DC78W1**

---

February 8, 2018

## Table of Contents

I.	<b>Summary Table</b>	3
II.	<b>Total Ionizing Dose (TID) Testing</b>	3
A.	Device-Under-Test (DUT) and Irradiation Parameters	4
B.	Test Method	5
C.	Design and Parametric Measurements	6
III.	<b>Test Results</b>	8
A.	Functionality	8
B.	Power Supply Current (ICCA and ICCI)	8
C.	Single-Ended 3.3 V LVTTL Input Logic Threshold (VIL/VIH)	12
D.	Output-Drive Voltage (VOL/VOH)	13
E.	Propagation Delay	14
F.	Transition Time	15
	<b>Appendix A: DUT Bias Diagram</b>	27
	<b>Appendix B: Functionality Tests</b>	29

## TOTAL IONIZING DOSE TEST REPORT

No. 18T-RTAX4000S-CQ352-DC78W1

February 8, 2018

### I. Summary Table

The TID tolerance for each tested parameter is summarized below in Table 1. The overall tolerance is limited by the standby power-supply current (ICC). The room temperature annealing allowed by 1019.8 to anneal down ICC is performed for approximately 7 days. Every DUT passes the major specifications listed in the table for 300 krad ( $\text{SiO}_2$ ) of irradiation.

Table 1 Tolerances for Each Tested Parameter

Parameter	Tolerance
1. Gross Functionality	Passed 300 krad ( $\text{SiO}_2$ )
2. Power Supply Current (ICCA/ICCI)	Passed 300 krad ( $\text{SiO}_2$ )
3. Input Threshold (VIL/VIH)	Passed 300 krad ( $\text{SiO}_2$ )
4. Output Drive (VOL/VOH)	Passed 300 krad ( $\text{SiO}_2$ )
5. Propagation Delay	Passed 300 krad ( $\text{SiO}_2$ ) for 10% degradation criterion
6. Transition Time	Passed 300 krad ( $\text{SiO}_2$ )

### II. Total Ionizing Dose (TID) Testing

This testing is designed on the basis of an extensive database (see, for example, TID data of antifuse-based FPGAs at <http://www.klabs.org> and <http://www.microsemi.com/soc>) accumulated from the TID testing of many generations of antifuse-based FPGAs.


## A. Device-Under-Test (DUT) and Irradiation Parameters

Table 2 lists the DUT and irradiation parameters. During irradiation all inputs are grounded except for the inputs Burnin, oe\_EAQ, enable\_HSB and the utilized clocks (Rclock1-3 and Hclock1-4). The inputs Burnin, oe\_EAQ and enable\_HSB are set high to 3.3 V and a 1 KHz clock is provided to all clocks in order for the design to remain stable during irradiation. During anneal each input and output is tied to ground or VCCI through a 4.7 kΩ resistor. Appendix A contains the schematics of irradiation-bias circuits.

**Table 2 DUT and Irradiation Parameters**

<b>Part Number</b>	<b>RTAX4000S</b>
Package	CQFP352
Foundry	United Microelectronics Corp.
Technology	0.15 μm CMOS
DUT Design	MASTER_RTAX4000S_DESIGN_80_SP1
Die Lot Number	DC78W1
Quantity Tested	6
Serial Number	300 krad: 15662, 15667 200 krad: 15651, 15653 100 krad: 15640, 15644
Radiation Facility	Defense Microelectronics Activity
Radiation Source	Co-60
Dose Rate (±5%)	10 krad (SiO <sub>2</sub> )/min
Irradiation Temperature	Room
Irradiation and Measurement Bias (VCCI/VCCA)	Static at 3.3 V / 1.5 V
I/O Configuration	Single ended: LVTTL Differential pair: LVPECL

## B. Test Method



**Figure 1 Parametric Test Flow Chart**

The test method generally follows the guidelines in the military standard TM1019.8. Figure 1 is the flow chart showing the steps for parametric tests, irradiation, and post-irradiation annealing.

The accelerated aging, or rebound test mentioned in TM1019.8, is unnecessary because there is no adverse time-dependent effect (TDE) in Microsemi SoC Products Group products manufactured by sub-micron CMOS technology. Elevated temperature annealing actually reduces the effects originated from radiation-induced leakages. As indicated by testing data in the following sections, the predominant radiation effects in RTAX4000S are due to radiation-induced leakages.

Room temperature annealing is performed in this test; the duration is approximately 7 days.

## C. Design and Parametric Measurements

The DUT uses a high utilization generic design (RTAX4000S\_CQ352\_MASTER) to evaluate total dose effects for typical space applications. The schematics of this design are documented in Appendix B.

The functionality is measured at 1 MHz and 50 MHz using the minimum and maximum power specifications shown in Table 3.

**Table 3 Minimum and Maximum Power Specifications for RTAX-D Devices**

Supply Voltage	Minimum	Recommended	Maximum
1.5 V Core	1.4 V	1.5 V	1.6 V
3.3 V I/O	3.0 V	3.3 V	3.6 V
3.3 V VCCDA I/O	3.0 V	3.3 V	3.6 V

The functionality test design is subdivided into two blocks, the EAQ (Enhanced Antifuse Qualification) and the QBI (Qualification Burn-In). The EAQ block includes three 1458-bit shift registers and tests the I/Os (1560 I/O registers and 520 I/Os) and RAM (1x16384 RAM). The QBI block tests all offered macros and I/O standards. The results from the functional tests are obtained from the following outputs: IO\_Monitor\_EAQ, RAM\_Monitor\_EAQ, Array\_Monitor\_EAQ, Global\_Monitor\_EAQ, C\_test\_mon\_QBI, ALU\_test\_mon\_QBI, Global\_mon\_QBI\_TP, and Global\_mon\_QBI\_BI. Details on the Functionality Test are shown in Appendix B.

ICC is measured on the power supply of the logic-array (ICCA) and I/O (ICCI) respectively. The input logic threshold (VIL/VIH) is tested on single-ended inputs Shiftin1, Shiftin2, Shiftin3, Shiftin4, Shiftin5, Shiftin7, Shiftin8, zoom\_sel\_n\_1, zoom\_sel\_n\_0, zoom, TOG\_n, SEU\_sel, Set\_n, Resetn, oe\_EAQ, enable\_HSB, test\_done\_sel\_2, IO\_Pattern\_Length\_2, IO\_Pattern\_Length\_1, IO\_Pattern\_Length\_0, IO\_Johnson, A\_Johnson, A\_Pattern\_Length\_1, and A\_Pattern\_Length\_0. The output-drive voltage (VOL/VOH) is measured on single-ended outputs Array\_out\_EAQ\_0, Array\_out\_EAQ\_1, Array\_out\_EAQ\_2, Global\_Monitor\_EAQ, Shiftout3, Shiftout7, Shiftout8, RAM\_Monitor\_EAQ, RAM\_out\_EAQ\_0, RAM\_out\_EAQ\_4, RAM\_out\_EAQ\_8.

The propagation delays are measured on the outputs of five delay strings; each one comprises of 1,170 NAND4-inverters. There are 6 delay measurements: one measurement for each delay string and a total delay measurement obtained from cascading all the delay strings. The propagation delay is defined as the time delay from the triggering edge at the HClock1 input to the switching edge at the output. The delay measurements are taken for both rising and falling edges, the average reading of the two measurements is reported. The transition characteristics, measured on the output delay\_out\_SEU4, are shown as oscilloscope captures.

Table 4 lists measured electrical parameters and the corresponding logic design.

**Table 4 Logic Design for Parametric Measurements**

Parameters	Logic Design
1. Functionality	IO_Monitor_EAQ, RAM_Monitor_EAQ, Array_Monitor_EAQ, Global_Monitor_EAQ, C_test_mon_QBI, ALU_test_mon_QBI, Global_mon_QBI_TP, and Global_mon_QBI_BI
2. ICC (ICCA/ICCI)	DUT power supply
3. Input Threshold (VIL/VIH)	Single ended inputs (Shiftin1, Shiftin2, Shiftin3, Shiftin4, Shiftin5, Shiftin7, Shiftin8, zoom_sel_n_1, zoom_sel_n_0, zoom, TOG_n, SEU_sel, Set_n, Resetn, oe_EAQ, enable_HSB, test_done_sel_2, IO_Pattern_Length_2, IO_Pattern_Length_1, IO_Pattern_Length_0, IO_Johnson, A_Johnson, A_Pattern_Length_1, A_Pattern_Length_0)
4. Output Drive (VOL/VOH)	Single-ended outputs (Array_out_EAQ_0, Array_out_EAQ_1, Array_out_EAQ_2, Global_Monitor_EAQ, Shiftout3, Shiftout7, Shiftout8, RAM_Monitor_EAQ, RAM_out_EAQ_0, RAM_out_EAQ_4, RAM_out_EAQ_8)
5. Propagation Delay	String of NAND4-inverters. Measured from output delay_out_SEU4
6. Transition Characteristic	NAND4-inverter output (delay_out_SEU4)

### III. Test Results

The test results mainly compare the electrical parameter measured pre-irradiation with the same parameter measured post-irradiation-and-annealing, or post-annealing.

#### A. Functionality

Every DUT passed the pre-irradiation and post-annealing functional tests.

#### B. Power Supply Current (ICCA and ICCI)

The logic-array power supply (VCCA) is 1.5 V, and the IO power supply (VCCI) is 3.3 V. Their standby currents, ICCA and ICCI, are monitored influx. Figure 2-7 show the influx ICCA and ICCI versus total dose for the DUTs.

Referring to TM1019.8 subsection 3.11.2.c, the post-irradiation-parametric limit (PIPL) for the post-annealing ICC, should be defined as the addition of highest ICCI, ICCDA, and ICCDIFFA values in Table 2-4 of the *RTAX-S/SL and RTAX-DSP Radiation-Tolerant FPGAs datasheet* posted on the Microsemi SoC Products Group website:



[http://www.microsemi.com/soc/documents/RTAXS\\_DS.pdf](http://www.microsemi.com/soc/documents/RTAXS_DS.pdf)

Therefore, the PIPL for ICCA is 600 mA, and the PIPL for ICCI is 60 mA.

Table 5 summarizes the pre-irradiation, post-irradiation right after irradiation and before anneal, and post-annealing ICCA and ICCI data.

**Table 5 Pre-irradiation, Post Irradiation and Post-Annealing ICC**

DUT	Total Dose	ICCA (mA)			ICCI (mA)		
		Pre-Irrad.	Post-Irrad.	Post-Ann.	Pre-Irrad.	Post-Irrad.	Post-Ann.
15640	100 krad	8.5	3.9	3.4	3.8	43.3	9.5
15644	100 krad	9.3	3.4	2.9	2.9	58	9.6
15651	200 krad	9.2	12.1	3.9	3.8	162	28.8
15653	200 krad	8.5	17.3	4.0	2.9	140	25.9
15662	300 krad	9.3	107	14.3	4.5	178	48.1
15667	300 krad	8.4	196	31.3	3.1	138	48.9



### RTAX4000S-CQ352 DC78W1 DUT# 15651




Figure 4 DUT 15651 Influx ICCI and ICCA

### RTAX4000S-CQ352 DC78W1 DUT# 15653




Figure 5 DUT 15653 Influx ICCI and ICCA




Figure 6 DUT 15640 Influx ICCI and ICCA




Figure 7 DUT 15644 Influx ICCI and ICCA

### C. Single-Ended 3.3 V LVTTL Input Logic Threshold (VIL/VIH)

The input switching threshold, or trip point, is defined as the applied input voltage at which the output of the design often just input and output buffers starts to switch: VIH is the input trip point when the input is going high to low; VIL is the input trip point when the input is going low to high. The difference between the pre-irradiation and post-annealing data is usually negligibly small. The pre-irradiation and post-annealing single-ended VIL and VIH are tested and recorded as pass or fail. In each case, the pre-irradiation and post-annealing both passed with respect to the specification.

## D. Output-Drive Voltage (VOL/VOH)

The pre-irradiation and post-annealing VOL/VOH are listed in Tables 6 and 7. The post-annealing data are within the specification limits; in each case, the radiation-induced degradation is within 10%.

**Table 6 Pre-Irradiation and Post-Annealing VOL (mV)**

Pin \ DUT(Dose)	15662 (300 krad)		15667 (300 krad)		15651 (200 krad)		15653 (200 krad)		15640 (100 krad)		15644 (100 krad)	
	Pre-rad	Pos-an										
Array_out_EAQ_0	167.2	146.2	163.4	146.2	182.9	149.4	164.8	138.9	164.9	142.5	166.5	153.4
Array_out_EAQ_1	202.3	183.5	207.3	180.5	203.8	178.4	186.3	183.6	196.7	186.4	201.6	174.2
Array_out_EAQ_2	202.8	181.1	201.9	181.1	203.7	185.8	205.1	185.6	200.3	195.1	196.2	186.2
Global_Monitor_EAQ	185.1	175.8	183.7	173.8	185.5	172.9	185.3	173.7	181.7	171.7	183.3	173.6
Shiftout3	194.1	190.7	194.5	190.5	195.2	188.0	199.3	190.2	194.8	190.1	195.6	191.3
Shiftout7	203.3	198.8	204.0	198.4	205.2	197.6	208.6	199.4	203.8	198.7	205.1	200.8
Shiftout8	209.7	194.1	198.3	186.2	196.5	209.2	201.6	213.3	198.3	196.0	209.9	193.7
RAM_Monitor_EAQ	201.9	180.6	203.4	179.0	210.6	185.5	201.3	185.6	196.9	184.0	199.4	185.8
RAM_out_EAQ_0	187.1	183.4	186.2	183.0	188.1	187.5	188.3	184.9	185.1	184.7	188.0	187.2
RAM_out_EAQ_4	151.2	148.5	151.6	148.0	153.2	146.9	156.5	150.0	150.0	145.7	151.5	147.8
RAM_out_EAQ_8	187.2	194.1	185.7	190.1	194.8	189.4	196.6	181.8	178.3	197.4	201.7	219.4

**Table 7 Pre-Irradiation and Post-Annealing VOH (V)**

Pin \ DUT(Dose)	15662 (300 krad)		15667 (300 krad)		15651 (200 krad)		15653 (200 krad)		15640 (100 krad)		15644 (100 krad)	
	Pre-rad	Pos-an										
Array_out_EAQ_0	2.748	2.759	2.749	2.753	2.743	2.750	2.744	2.765	2.744	2.757	2.747	2.754
Array_out_EAQ_1	2.704	2.718	2.704	2.716	2.704	2.713	2.697	2.719	2.703	2.726	2.702	2.733
Array_out_EAQ_2	2.710	2.716	2.706	2.714	2.704	2.722	2.696	2.738	2.709	2.724	2.716	2.719
Global_Monitor_EAQ	2.725	2.724	2.724	2.723	2.721	2.726	2.725	2.729	2.725	2.731	2.724	2.730
Shiftout3	2.712	2.704	2.709	2.702	2.709	2.708	2.709	2.708	2.709	2.710	2.710	2.710
Shiftout7	2.702	2.696	2.700	2.694	2.699	2.699	2.700	2.699	2.700	2.701	2.700	2.700
Shiftout8	2.703	2.698	2.703	2.698	2.696	2.701	2.694	2.699	2.701	2.703	2.708	2.701
RAM_Monitor_EAQ	2.710	2.720	2.706	2.718	2.701	2.714	2.709	2.717	2.711	2.719	2.710	2.719
RAM_out_EAQ_0	2.723	2.716	2.721	2.715	2.719	2.716	2.722	2.717	2.722	2.718	2.721	2.718
RAM_out_EAQ_4	2.762	2.756	2.761	2.755	2.759	2.759	2.759	2.757	2.762	2.762	2.761	2.761
RAM_out_EAQ_8	2.718	2.713	2.719	2.711	2.712	2.711	2.715	2.702	2.719	2.708	2.715	2.702

## E. Propagation Delay

Table 8 lists the pre-irradiation and post-annealing propagation delays. The results show small radiation effects; in any case, the percentage change is well below 10%.

**Table 8 Radiation-Induced Propagation Delay Degradations**

Delay (μs)							
	DUT	Total Dose	Pre-rad	100 krad	200 krad	300 krad	Post-ann
15640	15640	100 krad	6.62	6.60	-	-	6.54
	15644	100 krad	6.71	6.67	-	-	6.63
	15651	200 krad	6.72	6.75	6.81	-	6.67
	15653	200 krad	6.63	6.62	6.71	-	6.53
	15662	300 krad	6.66	6.64	6.70	7.13	6.58
	15667	300 krad	6.70	6.70	6.77	7.55	6.72
Radiation Δ (%)							
	DUT	Total Dose	Pre-rad	100 krad	200 krad	300 krad	Post-ann
15640	15640	100 krad	-	-0.30 %	-	-	-1.21 %
	15644	100 krad	-	-0.60 %	-	-	-1.19 %
	15651	200 krad	-	0.45 %	1.34 %	-	-0.74 %
	15653	200 krad	-	-0.15 %	1.21 %	-	-1.51 %
	15662	300 krad	-	-0.30 %	0.60 %	7.06 %	-1.20 %
	15667	300 krad	-	0.00 %	1.04 %	12.69 %	0.30 %

## F. Transition Time

Figure 8a to Figure 19b show the pre-irradiation and post-annealing transition edges. In each case, the radiation-induced transition-time degradation is not observable.




Figure 8a DUT 15662 Pre-Irradiation Rising Edge.




Figure 8b DUT 15662 Post-Annealing Rising Edge.




Figure 9a DUT 15667 Pre-irradiation Rising Edge.




Figure 9b DUT 15667 Post-Annealing Rising Edge.




Figure 10a DUT 15651 Pre-Irradiation Rising Edge.




Figure 10b DUT 15651 Post-Annealing Rising Edge.




Figure 11a DUT 15653 Pre-Irradiation Rising Edge.




Figure 11b DUT 15653 Post-Annealing Rising Edge.




Figure 12a DUT 15640 Pre-Irradiation Rising Edge.




Figure 12b DUT 15640 Post-Annealing Rising Edge.




Figure 13a DUT 15644 Pre-Irradiation Rising Edge.




Figure 13b DUT 15644 Post-Annealing Rising Edge.




Figure 14a DUT 15662 Pre-Irradiation Falling Edge.




Figure 14b DUT 15662 Post-Annealing Falling Edge.




Figure 15a DUT 15667 Pre-Irradiation Falling Edge.




Figure 15b DUT 15667 Post-Annealing Falling Edge.




Figure 16a DUT 15651 Pre-Irradiation Falling Edge.




Figure 16b DUT 15651 Post-Annealing Falling Edge.




Figure 17a DUT 15653 Pre-Irradiation Falling Edge.




Figure 17b DUT 15653 Post-Annealing Falling Edge.




Figure 18a DUT 15640 Pre-Irradiation Falling Edge.




Figure 18b DUT 15640 Post-Annealing Falling Edge.




Figure 19a DUT 15644 Pre-Irradiation Falling Edge.




Figure 19b DUT 15644 Post-Annealing Falling Edge.

## Appendix A: DUT Bias Diagram



Figure A1 I/O Bias During Irradiation




Figure A2 Power supply, Ground and Special Pins Bias During Irradiation

## Appendix B: Functionality Tests




Figure B1 QBI Block – Top-Level Design




Figure B2      QBI Block – Combinatorial Test (Top Level)




Figure B3 QBI Block – RAM Test (Top Level)




Figure B4 QBI Block – RAM Block




Figure B5 EAQ Block – Top Level




Figure B6 EAQ Block – Array Test (Shift Register)




Figure B7 EAQ Block – I/O Test (Top Level)





Figure B8 EAQ Block – SRAM Test (Top Level)





**Microsemi Corporate Headquarters**  
One Enterprise, Aliso Viejo CA 92656 USA  
Within the USA: +1 (800) 713-4113  
Outside the USA: +1 (949) 380-6100  
Sales: +1 (949) 380-6136  
Fax: +1 (949) 215-4996  
E-mail: [sales.support@microsemi.com](mailto:sales.support@microsemi.com)

Microsemi Corporation (Nasdaq: MSCC) offers a comprehensive portfolio of semiconductor and system solutions for communications, defense and security, aerospace, and industrial markets. Products include high-performance and radiation-hardened analog mixed-signal integrated circuits, FPGAs, SoCs, and ASICs; power management products; timing and synchronization devices and precise time solutions, setting the world's standard for time; voice processing devices; RF solutions; discrete components; security technologies and scalable anti-tamper products; Power-over-Ethernet ICs and midspans; as well as custom design capabilities and services. Microsemi is headquartered in Aliso Viejo, Calif. and has approximately 3,400 employees globally. Learn more at [www.microsemi.com](http://www.microsemi.com).

© 2018 Microsemi Corporation. All rights reserved. Microsemi and the Microsemi logo are trademarks of Microsemi Corporation. All other trademarks and service marks are the property of their respective owners.