## 2A Step-Down Converter

## Production Datasheet

## DESCRIPTION

The LX3005 is a 420 kHz fixed frequency PWM buck (step-down) DC-DC converter, capable of driving a 2 A load with high efficiency, low ripple and excellent line and load regulation. The device operates over a wide input voltage range of 4.75 V to 25 V , and the output voltage can be externally set from 0.8 V to a voltage near VIN, as the PWM control circuit is able to adjust the duty ratio linearly from $0 \%$ to close to $100 \%$.

The LX3005 device integrates a high-side low $\mathrm{RDS}_{\text {ON }}$ PMOS for a low cost and high efficiency solution. An internal transconductance error amplifier is used in the control loop allowing flexibility to compensate the system using an all ceramic capacitor system.

The LX3005 also features an enable function, internal circuitry for soft start, and protection schemes such as thermal shutdown, over-current protection, and short-circuit protection. When OCP or SCP is triggered, the device operating frequency will be reduced from typically 420 kHz to typically 40 kHz , limiting the output power capability.

The LX3005 serves as an ideal power supply device for portable devices, especially for chipset power in portable systems. It's widely used for PDVD, LCD monitor and DPF chipset power sources.

The LX3005 is available in SOIC8 package and is functional from an ambient temperature range of $0^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$.

IMPORTANT: : For the most current data, consult MICROSEMI's website: http://www.microsemi.com Patents Pending

## KEY FEATURES

- 2A Constant Output Current
- $130 \mathrm{~m} \Omega \mathrm{R}_{\mathrm{Dson}}$ Internal Power MOSFET
- Up to 94\% Efficiency
- Fixed 420 kHz Frequency
- Wide 4.75 V to 25 V Input Voltage Range
- Output Voltage Adjustable from 0.8 V to 21V
- Built-in Thermal Shutdown Function
- Built-in Current Limit Function
- Built-in Soft-start Function
- Support Ceramic or Electrolytic Capacitors
- Pb-free and RoHS Compliant


## APPLICATIONS

- Portable DVD
- LCD Monitor/LCD TV
- Digital Photo Frame
- ADSL
- Set-Top Box


## PRODUCT HIGHLIGHT



|  | PACKAGE ORDER INFO |  | THERMAL DATA |
| :---: | :---: | :---: | :---: |
| T ${ }_{\text {A }}\left({ }^{\circ} \mathrm{C}\right)$ | DM | Plastic SOIC 8-pin | $\theta_{\mathrm{JA}}=100^{\circ} \mathrm{C} / \mathrm{W}$ |
|  |  | RoHS Compliant / Pb-free | THERMAL RESISTANCE-JUNCTION TO AMBIENT |
| 0 to 85 |  | LX3005CDM | Junction Temperature Calculation: $\mathrm{T}_{\mathrm{J}}=\mathrm{T}_{\mathrm{A}}+\left(\mathrm{P}_{\mathrm{D}} \mathrm{x} \theta_{\mathrm{JA}}\right)$. <br> The $\theta_{\mathrm{JA}}$ numbers are guidelines for the thermal performance of the device/pc-board system. All of the above assume no ambient airflow. |
| Note: Available in Tape \& Reel. Append the letters "TR" to the part number. (i.e. LX3005CDM-TR) |  |  |  |

## Production Datasheet

## ABSOLUTE MAXIMUM RATINGS

| Supply Input Voltage (V | -0.3V to 30 V |
| :---: | :---: |
| FB Pin Voltage ( $\mathrm{V}_{\mathrm{FB}}$ ) | -0.3V to 6 V |
| EN Pin Voltage ( $\mathrm{V}_{\mathrm{EN}}$ ) | -0.3V to $\mathrm{V}_{\text {IN }}$ |
| COMP Pin Voltage ( $\mathrm{V}_{\text {COMP }}$ ) | -0.3V to 6V |
| SW Pin Voltage ( $\mathrm{V}_{\text {SW }}$ ). | . -0.3 V to $\mathrm{V}_{\text {IN }}$ |
| Power Dissipation ( $\mathrm{P}_{\mathrm{D}}$ ). | Internally limited |
| Maximum Operating Junction Temperatur | $.150^{\circ} \mathrm{C}$ |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ |
| Lead Temperature (Soldering, 10 seconds) | $260{ }^{\circ} \mathrm{C}$ |

[^0]


## ELECTRICAL CHARACTERISTICS

Unless otherwise listed, the following specifications at the operating ambient temperature $25^{\circ} \mathrm{C}$ and $\mathrm{VIN}=12 \mathrm{~V}$, VOUT $=5 \mathrm{~V}$.

| Parameter | Symbol | Test Conditions / Comment | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VIN |  |  |  |  |  |  |
| Recommended Voltage Range | $\mathrm{V}_{\text {IN }}$ |  | 4.75 |  | 25 | V |
| Shut-Down Quiescent Current | ISHDN | $\mathrm{VEN}=0.4 \mathrm{~V}$ |  | 44 | 60 | $\mu \mathrm{A}$ |
| Operating Quiescent Current | $\mathrm{I}_{\mathrm{Q}}$ | $\mathrm{VEN}=2 \mathrm{~V}, \mathrm{~V}_{\mathrm{FB}}=1.3 \mathrm{~V}$ |  | 1.3 | 2 | mA |
| ENABLE |  |  |  |  |  |  |
| EN Pin Threshold | $\mathrm{V}_{\mathrm{H}}$ |  | 1.5 |  | 0.7 | V |
|  | $\mathrm{V}_{\mathrm{L}}$ |  |  |  |  |  |
| EN Pin Input Leakage Current | $\mathrm{I}_{\text {fB }}$ | $\mathrm{V}_{\mathrm{EN}}=2.5 \mathrm{~V}$ |  | -5 | -10 | $\mu \mathrm{A}$ |
| FB VOLTAGE |  |  |  |  |  |  |
| Internal FB Voltage | $V_{\text {FB }}$ | $\mathrm{VIN}=5 \mathrm{~V}$ to 25 V | 0.784 | 0.8 | 0.816 | V |
| Input Bias Current | $\mathrm{I}_{\text {FB }}$ | $\mathrm{V}_{\mathrm{FB}}=1.3 \mathrm{~V}$ |  | -0.1 | -0.5 | $\mu \mathrm{A}$ |
| ERROR AMP |  |  |  |  |  |  |
| Error Amplifier Voltage Gain | $\mathrm{G}_{\mathrm{V}}$ |  |  | 1000 |  | V/V |
| Error Amplifier Transconductance | Gs |  |  | 700 |  | $\mu \mathrm{A} / \mathrm{V}$ |
| OSCILLATOR |  |  |  |  |  |  |
| Operating Frequency | fosc |  | 336 | 420 | 504 | kHz |
| HIGH SIDE DRIVER |  |  |  |  |  |  |
| Internal PMOS ON Resistance | $\mathrm{R}_{\text {DSoN }}$ | $\mathrm{V}_{\text {FB }}=065 \mathrm{~V}, \mathrm{~V}_{\mathrm{EN}}=12 \mathrm{~V}, \mathrm{I}_{\text {OUT }}=2 \mathrm{~A}, \mathrm{~T}_{\mathrm{C}}=25^{\circ} \mathrm{C}$ |  | 130 | 150 | ohm |
| Maximum Duty Cycle | $\mathrm{D}_{\text {MAX }}$ | $\mathrm{V}_{\mathrm{FB}}=0.65 \mathrm{~V}, \mathrm{ISW}=0.1 \mathrm{~A}$ |  |  | 100 | \% |
| CURRENT LIMIT |  |  |  |  |  |  |
| Switch Current Limit | ILIM | $\mathrm{T}_{\mathrm{C}}=25^{\circ} \mathrm{C}$ | 2.5 | 3.4 |  | A |
| Frequency of Current Limit or Short Circuit Protection | GS |  |  | 40 |  | kHz |
| THERMAL SHUTDOWN |  |  |  |  |  |  |
| Threshold | Totsd | NOTE1 |  | 155 |  | ${ }^{\circ} \mathrm{C}$ |
| Hysteresis | $\mathrm{T}_{\text {HYS }}$ |  |  | 20 |  | ${ }^{\circ} \mathrm{C}$ |

NOTE1: This parameter is guaranteed by design but not tested in production (GBNT).

## FUNCTIONAL BLOCK DIAGRAM



Figure 1. Block Diagram

## TYPICAL APPLICATION



Figure 2. $\mathrm{V}_{\text {IN }}=12 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=5 \mathrm{~V}$, Ceramic Capacitors Input \& Output

## TYPICAL APPLICATION



Figure 3. $\mathrm{V}_{\text {IN }}=\mathbf{1 2 V}, \mathrm{V}_{\text {out }}=5 \mathrm{~V}$, Electrolytic Capacitors Input \& Output

$\mathrm{V}_{\text {IN }}=12 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=5 \mathrm{~V}, \mathrm{I}_{\text {OUT }}=2 \mathrm{~A}, 10 \mathrm{mV} \mathrm{pp}$
22uF Ceramic Output Capacitor and a $22 \mu \mathrm{H}$ Inductor
Channel 1 - Switch Node
Channel 2 - VOUT AC Coupled
Channel 3 - VOUT
Channel 4 - Inductor Current


[^1]
## CASE TEMPERATURE VS IOUT \& VOUT



## OUTPUT VOLTAGE V OUTPUT CURRENT



MAXIMUM IOUTVS INPUT VOLTAGE


CASE TEMPERATURE VS VIN \& IOUT


FB VOLTAGEVS TEMPERATURE


SUPPLY QUIESCENT CURRENT


OCP CURRENTLIMITVSTEMPERATURE



SHUTDOWN QUIESCENT CURRENT


OCPCURRENT LIMITVSINPUTSUPPLY


EFFICIENCYVSVIN \& IOUT


## Production Datasheet

## APPLICATION INFORMATION

## SETTING THE OUTPUT Voltage

To set the output voltage, connect a resistive divider from the output to the FB pin to signal ground. Note that the feedback voltage is 0.8 V . For the desired output voltage VOUT, R2 is calculated by the following equation:
$\mathrm{R} 2=\mathrm{R} 1 \times\left(\frac{\mathrm{VOUT}}{\mathrm{VFB}}-1\right)$
R 1 is selected to be $10 \mathrm{k} \Omega$ to $20 \mathrm{k} \Omega$ and $\mathrm{VFB}=0.8 \mathrm{~V}$. Refer to Figure 2 or Figure 3.

## OUTPUT INDUCTOR SELECTION

The value of inductor is decided by the input and output voltage, inductor ripple current and operating frequency. A larger inductor value means smaller ripple current. However if the inductance is chosen too large, it results in a slower response and possibly lower efficiency if the losses from the increased DCR outweigh the losses eliminated from a smaller ripple current. Likewise, a smaller inductor reduces the inductor size and cost, improves large signal response, but increases inductor ripple current which leads to lower efficiency and also an increase output ripple voltage. The magnitude of ripple current is a design freedom which can be decided by the design engineer according to various application requirements. The inductor value can be calculated by using the following equations:

$$
\begin{gathered}
\mathrm{L}=\frac{(\mathrm{VIN}-\mathrm{VOUT}) \times \mathrm{VOUT}}{\mathrm{VIN} \times \mathrm{F}_{\mathrm{S}} \times \mathrm{k} \times \mathrm{I}_{\mathrm{LOAD}}} \\
\mathrm{I}_{\mathrm{RIPPLE}}=\mathrm{k} \times \mathrm{I}_{\text {LOAD }}
\end{gathered}
$$

The inductor ripple current can be calculated by:

$$
\mathrm{I}_{\text {RIPPLE }}=\frac{(\mathrm{VIN}-\mathrm{VOUT}) \times \mathrm{VOUT}}{\mathrm{VIN} \times \mathrm{F}_{\mathrm{S}} \times \mathrm{L}}
$$

Where $\mathrm{F}_{\mathrm{S}}$ is the switching frequency $(420 \mathrm{kHz}), \mathrm{I}_{\text {LOAD }}$ is the output load current; $k$ is percentage of output current.
A good design rule is to choose the inductor value such that $\mathrm{k}=0.3$, which means that the inductor ripple current is $30 \%$ of the nominal output load current.

## Output Capacitor Selection

The output capacitor value is basically decided by the amount of the output voltage ripple allowed during the steady state (DC) load condition as well as the load transient response requirement. The optimum design may require a couple of iterations to satisfy both conditions.

The output ripple voltage is due to the ESR of the output capacitor and the output capacitor charge and discharge. For aluminum electrolytic capacitors, the output ripple is largely caused by the capacitor ESR, where the output ripple is:

$$
\mathrm{V}_{\text {RIPPLE }}=\mathrm{ESR} \times \mathrm{I}_{\text {RIPPLE }}
$$

However, if ceramic capacitors are used, the output ripple voltage is a combination of both the ESR and the capacitor charge and discharge, and can be approximated by:
$\mathrm{V}_{\text {RIPPLE }}=\mathrm{ESR} \times \mathrm{I}_{\text {RIPPLE }}+\left(\frac{\mathrm{I}_{\text {RIPPLE }}}{8 \times \mathrm{C}_{\mathrm{OUT}} \times \mathrm{F}_{\mathrm{S}}}\right)$
$\mathrm{C}_{\text {OUT }}$ is the output capacitance used, and $\mathrm{F}_{\mathrm{S}}$ is the switching frequency.

The desirable output voltage change during a load transient dictates the output capacitance requirement. For a given output voltage change $\triangle$ VOUT, the output capacitance can be calculated by:

COUT $=\frac{\mathrm{L} \times\left(\mathrm{I}_{\mathrm{LOAD}}+\frac{\Delta \mathrm{I}_{\mathrm{LOAD}}}{2}\right)^{2}}{(\Delta \mathrm{VOUT}+\mathrm{VOUT})^{2}-\mathrm{VOUT}^{2}}$
Where $\Delta \mathrm{I}_{\text {LOAD }}$ is the amount of change in the load current.
Based on the desired output ripple voltage and output voltage deviation during load transients, the output capacitance and its ESR can be approximated by the equations listed above.

## Input Capacitor SELECTION

Input capacitors are usually a mix of high frequency ceramic capacitors and bulk capacitors. Ceramic capacitors bypass the high frequency noise, and bulk capacitors supply switching current to the MOSFET while keeping the DC input voltage steady. Usually a $1 \mu \mathrm{~F}$ ceramic capacitor is chosen to decouple the high frequency noise. The bulk input capacitor is selected to support the input voltage rating and input RMS current rating, and can be a ceramic type.

## Device Power Dissipation

The LX3005 will enter thermal shutdown when the die temperature reaches close to $150^{\circ} \mathrm{C}$. The device junction temperature is a function of the device's total power dissipation, the junction to ambient thermal resistance, and the ambient temperature:
$\mathrm{T}_{\mathrm{J}}=\mathrm{T}_{\mathrm{A}}+\left(\mathrm{P}_{\text {TOTAL }} \times \theta_{\mathrm{JA}}\right)$
The total power dissipated by the LX 3005 device, $\mathrm{P}_{\text {TOtAL }}$, is comprised of the power dissipated by the RMS current flowing through the internal high-side FET, the switching or transitioning of the FET, and the power dissipated by the device quiescent supply current

The power dissipated due to the RMS input current flowing through the high side FET during the ON time is:
$\mathrm{P}_{\mathrm{RDSON}}=\mathrm{I}_{\mathrm{RMS}} \times \mathrm{RDS}_{\mathrm{ON}}$
$\operatorname{IRMS}=\sqrt{D\left(\text { IOUT }^{2}+\frac{\mathrm{I}_{\text {RIPPLE }}{ }^{2}}{12}\right)}$

The power dissipated during the switching or transition of the internal FET is:

$$
\mathrm{P}_{\mathrm{SW}}=\frac{\mathrm{VIN} \times \operatorname{IOUT} \times\left(\mathrm{t}_{\mathrm{R}}+\mathrm{t}_{\mathrm{F}}\right)}{4} \times \mathrm{F}_{\mathrm{S}}
$$

Where $t_{R}$ and $t_{F}$ are the rise and fall time of the switch node or the internal FET source node.

Finally, the power dissipated due to the device switching supply current is:
$\mathrm{P}_{\mathrm{IQ}}=\mathrm{VIN} \times \mathrm{IQ}$
where IQ, the device supply current when the device is switching, can be approximated by the device's supply quiescent current.
The total power dissipated by the device is therefore:
$\mathrm{P}_{\text {TOTAL }}=\mathrm{P}_{\text {RDSON }}+\mathrm{P}_{\mathrm{SW}}+\mathrm{P}_{\mathrm{IQ}}$
Based on the device total power dissipation, the ambient temperature, thermal resistance $\theta_{\mathrm{JA}}$, the device junction temperature can be determined.

## Production Datasheet

## COMPENSATION

The LX3005 uses external compensation components that allow for flexibility in designing the converter, since the compensation can be optimized after the output filter components (i.e. inductor and output capacitor) are selected for the required application. Normally for low cost applications, electrolytic capacitors that have high ESR are used. For applications where board space is critical, ceramics capacitors which have very low ESR are used.

The LX3005 incorporates a transconductance amplifier in its feedback control path. The inverting input to the amplifier is at the FB pin, and the output of the amplifier at the COMP pin. For compensating the device, a simple zero - pole pair can be used if the frequency of the zero created by the output capacitor and its ESR is lower than the chosen unity gain cross-over frequency $\mathrm{F}_{\mathrm{C}}$. This is known as Type II compensation. See Figure 2. If the zero of the output capacitor is located above the cross-over frequency $F_{C}$, as with ceramic capacitors that have very low ESR, use a 2 zero 2 pole compensation, or a Type III compensation network. For the LX3005, set the cross-over frequency to be approximately 20 kHz to 40 kHz .

## Type II Compensation

If the output capacitor zero is located below the cross-over frequency, use the following procedure for Type II compensation. The following is an explanation of how to design a TYPE II compensation network for the LX3005 converter:

Estimate the LC output filter double pole and zero:
$\mathrm{f}_{\mathrm{LC}}=\frac{1}{2 \pi \sqrt{\mathrm{~L} \times \mathrm{COUT}}}$
$\mathrm{f}_{\text {ZESR }}=\frac{1}{2 \pi \times \mathrm{ESR} \times \mathrm{COUT}}$
Next, select the cross-over frequency of the closed loop bandwidth to be 40 kHz or below.

In order for the overall closed loop bandwidth to cross over at the desired frequency $\mathrm{F}_{\mathrm{C}}$, the gain of the error or transconductance amplifier should be adjusted such that at the cross-over frequency $\mathrm{F}_{\mathrm{C}}$, the product of the error amplifier gain and the gain of the feed-forward modulator path equals to 1 . The feed-forward modulator gain consists of the internal PWM modulator gain, the LC output filter response, and the external resistive divider gain. This feed-forward modulator response can be approximated by the following equation:

## Production Datasheet

## APPLICATION INFORMATION

$$
\left.\mathrm{G}_{\mathrm{MOD}}=\frac{\mathrm{VIN}}{\mathrm{~V}_{\mathrm{RAMP}}} \times \frac{\mathrm{VFB}}{\mathrm{VOUT}} \times \frac{\mathrm{ESR}}{\left(2 \pi \times \mathrm{F}_{\mathrm{C}} \times \mathrm{L}\right.}\right)
$$

The gain of the transconductance amplifier near the cross over frequency is:
$G_{E A}=g m \times R_{C}$
The product of the modulator gain and error amplifier gain should equal to 1 at the cross-over frequency. Thus, $G_{M O D} X G G A=1$ and solve for $R_{C}$.
$\mathrm{R}_{\mathrm{C}}=\frac{\mathrm{V}_{\mathrm{RAMP}} \times \mathrm{VOUT} \times 2 \pi \times \mathrm{F}_{\mathrm{C}} \times \mathrm{L}}{\mathrm{gm} \times \mathrm{VIN} \times \mathrm{VFB} \times \mathrm{ESR}}$, where $\mathrm{V}_{\text {RAMP }} \approx 1.2 \mathrm{~V}$.
Type II compensation places a zero at or below the frequency of the LC double pole, and a high frequency pole at $1 / 2$ the switching frequency or lower. The zero is created by $R_{C}$ and $C_{C}$ while the pole is from $R_{C}$ and $C_{\text {optional. }}$. See Figure 2.

Where $\mathrm{f}_{\mathrm{Z}}=\frac{1}{2 \pi \times \mathrm{R}_{\mathrm{C}} \times \mathrm{C}_{\mathrm{C}}}$ and $\mathrm{fp}=\frac{1}{2 \pi \times \mathrm{R}_{\mathrm{C}} \times \mathrm{C}_{\text {OPT }}}$
Based on the calculated $R_{C}$ value, we can solve for $C_{C}$ such that the zero is placed at or below the double pole frequency.
${ }^{f_{L C}} \geq \frac{1}{2 \pi \times C_{C} \times R_{C}}=f_{Z}$, with $R_{C}$ and $f_{L C}$, solve for $C_{C}$
Place a pole at high frequency at or below $1 / 2$ the switch frequency, and solve for $\mathrm{C}_{\text {OPT }}$.
$\frac{1}{2} \times \mathrm{F}_{\mathrm{S}} \geq \frac{1}{2 \pi \times \mathrm{C}_{\mathrm{OPT}} \times \mathrm{R}_{\mathrm{C}}}=\mathrm{f}_{\mathrm{P}}$
Note that the high frequency pole is optional. The purpose of the high frequency pole is to close or attenuate the overall loop response rejecting high frequency noise. If the high frequency pole is not used, the overall loop at high frequency will be determined by the high frequency response of the error amplifier.
A good rule of thumb in terms of placing the zero-pole pair for approximately 60 degrees phase margin is to satisfy the following condition:
$\frac{\mathrm{F}_{\mathrm{C}}}{\mathrm{f}_{\mathrm{Z}}}=\frac{\mathrm{f}_{\mathrm{P}}}{\mathrm{F}_{\mathrm{C}}}=5$
However, while satisfying this condition, it is important that the zero is placed at or below the double frequency pole to ensure stability.

## Type III Compensation

When using low ESR ceramic output capacitors, the frequency of the zero produced by the output capacitor is usually above the cross-over frequency. In this case Type III compensation should be used. In traditional Type III compensation, two zeros and two poles, in addition to the pole at the origin, are introduced by the error amplifier, and the overall amplifier response is set via a feedback network from the COMP output to the non-inverting input FB.

A cost effective method minimizing the number of compensation components is to directly place a second zero $f_{\mathrm{Z} 2}$, at the frequency of the double pole. This zero is created by R2 and C1 as shown in Figure 2.
$\mathrm{f}_{\mathrm{LC}}=\frac{1}{2 \pi \times \mathrm{C}_{1} \times \mathrm{R}_{2}}$ and solve for $\mathrm{C}_{1}$. Note that in this case, the second zero is added by $\mathrm{C}_{1}$ and $\mathrm{R}_{2}$ in addition to the zero already introduced by $\mathrm{R}_{\mathrm{C}}$ and $\mathrm{C}_{\mathrm{C}}$ and also the pole from $\mathrm{R}_{\mathrm{C}}$ and $\mathrm{C}_{\mathrm{OPT}}$ as defined in Type II compensation.

## GENERAL LAYOUT GUIDELINES

The following are general but good practices for PCB layout to prevent noise related issues, and achieve stable operation of the converter:

1) Place all filtering capacitors as close to the IC as possible. Use a power ground plane for the input $\left(\mathrm{C}_{\mathrm{IN}}\right)$ and output ( $\mathrm{C}_{\mathrm{OUT}}$ ) capacitors. All other capacitors such as for compensation should use signal ground.
2) While having separate power ground and signal ground planes, the two grounds should be connected at one common point near the input bypass capacitor ground.
3) Make high current traces short and wide. This includes the input current path and the inductor current path. Minimize the loop path that consist of the switch node (SW), the output filter components, and the input capacitor.
4) Keep the switch node (SW), which is noisy, away from sensitive analog paths to prevent noise coupling onto sensitive signals such as at FB and COMP pins.
5) Place all compensation components and feedback resistors as close to the IC as possible, minimizing trace lengths.

Note that a LX3005 evaluation board or demo board is available. Please contact the factory for availability.

## PRODUCTION DATASHEET

## PACKAGE DIMENSIONS

## DM 8-Pin Plastic SOIC



|  | MILLIMETERS |  | INCHES |  |
| :---: | :---: | :---: | :---: | :---: |
|  | MIN | MAX | MIN | MAX |
|  | 1.35 | 1.75 | 0.053 | 0.069 |
| A1 | 0.10 | 0.30 | 0.004 | 0.012 |
| A2 | 1.25 | 1.45 | 0.049 | 0.057 |
| b | 0.33 | 0.51 | 0.013 | 0.020 |
| c | 0.19 | 0.25 | 0.007 | 0.010 |
| D | 4.70 | 5.10 | 0.185 | 0.201 |
| E | 5.79 | 6.20 | 0.228 | 0.244 |
| e | 1.27 | BSC | 0.050 | BSC |
| H | 3.80 | 4.01 | 0.150 | 0.158 |
| L | 0.40 | 1.27 | 0.016 | 0.050 |
| 日 | 0 | 8 | 0 | 8 |
| *LC |  | .010 |  | 0.004 |
| *Lead Coplanarity |  |  |  |  |

## Note:

1. Controlled dimensions are in mm , inches are for reference only.
2. Dimensions do not include mold flash or protrusions; these shall not exceed 0.155 mm (.006") on any side. Lead dimension shall not include solder coverage.

[^0]:    Note: Exceeding these ratings could cause damage to the device. All voltages are with respect to Ground. Currents are positive into, negative out of specified terminal.

[^1]:    $\mathrm{V}_{\text {IN }}=12 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=5 \mathrm{~V}$, $\mathrm{I}_{\text {OUT }}=50 \mathrm{~mA}$
    $22 u \mathrm{~F}$ ceramic output capacitors and a $22 \mu \mathrm{H}$ inductor
    Channel 1 - Switch Node
    Channel 2 - VOUT AC Coupled
    Channel 3 - VOUT
    Channel 4 - Inductor Current

