Protecting USB Data I/O Ports

By Mel Clark and Kent Walters

Computers operating with two-wire USB systems transfer data at 12 Mbps, about 40 times faster than conventional PCs. This high speed is made possible with the use of CMOS ASIC interfacing devices. However, such components are inherently sensitive to electrostatic discharge (ESD), according to the Reliability Analysis Center in Rome, New York.

More than 90% of high speed CMOS devices fail at ESD thresholds of less than 2 kV. Because you can’t feel this level of ESD with your fingertip, a device can be zapped without your knowledge.

Microsemi now offers a silicon transient voltage suppressor (TVS), the USB0805C, for ESD protection across sensitive USB data I/O ports. These TVS devices protect two-wire USB systems and are available in the SO-8 package for minimum size footprint. Major features of this TVS include:

- Capacitance of <5 pF per line
- Nanosecond response
- Low parasitic inductance
- 300 W peak pulse power at 8/20 μs
- Leakage <50 nA at 3.5 V

The electrical configuration of this TVS device is shown in the following illustration. A single-wire protector consists of two anti-parallel devices in parallel, as shown.

The low-capacitance feature is achieved by placing a high-voltage rectifier chip—which inherently has a low capacitance—in series with the low-voltage TVS chip, which has a high capacitance. This combination will suppress only in one direction, making it necessary to place a second set of identical chips anti-parallel to the first. This requires pins 1 and 2 (as well as 7 and 8) be tied together to provide a single bidirectional protector. Pins 3 and 4 form a common tie point, along with 5 and 6, for the second protector in the package. For a single communication wire, each TVS has a capacitance of <5 pF per line, which is very low compared to MOV technology.

Because the TVS is electrically bidirectional, either end of the pair can be connected to the protected line. This provides the designer with flexibility of layout options. Two alternatives are shown in the following illustration.
Options for Board Mounting on Four Pads

Keep in mind that taking direct, connective paths to the suppressor mounting pads minimizes parasitic inductance in the surge current conductive path. This minimizes $L(di/dt)$ effects, as described in MicroNote 111. Each trace effectively has a Kelvin contact with the pad to which the TVS is connected.

The ground termination pads should be connected directly to a ground plane on the board for optimum performance. A single trace ground conductor will not provide an effective path for fast rise-time transient events, including ESD, due to parasitic inductance.

Nominal inductive values of a PCB trace are approximately 20 nH/cm. This value may seem small, but an apparent short length of trace might be enough to produce significant $L(di/dt)$ effects with fast rise-time ESD spikes.

Mount the TVS as close as possible to the I/O socket to reduce radiation originating from the transient as it is routed to ground.

Support

For additional technical information, please contact Design Support at:
http://www.microsemi.com/designsupport
or
Kent Walters (kwalters@microsemi.com) at 480-302-1144
Microsemi Proprietary and Confidential. MicroNote 117 Revision B

Microsemi Proprietary and Confidential. MicroNote 117 Revision B

Microsemi Proprietary and Confidential. MicroNote 117 Revision B

Microsemi makes no warranty, representation, or guarantee regarding the information contained herein or the suitability of its products and service for any particular purpose, nor does Microsemi assume any liability whatsoever arising out of the application or use of any product or circuit. The products sold hereunder and any other products sold by Microsemi have been subject to limited testing and should not be used in conjunction with mission-critical equipment or applications. Any performance specifications are believed to be reliable but are not verified, and Buyer must conduct any complete all-performance and other testing of the products, alone and together with, or installed in, any end products. Buyer shall not rely on any data and performance specifications or parameters provided by Microsemi. It is the Buyer's responsibility to independently determine suitability of any products and to test and verify the same. The information provided by Microsemi hereunder is provided "as is, where is" and with all faults, and the entire risk associated with such information is entirely with the Buyer. Microsemi does not grant, explicitly or implicitly, to any party any patent rights licenses, or any other IP rights, whether with regard to such information itself or anything described by such information. Information provided in this document is proprietary to Microsemi, and Microsemi reserves the right to make any changes to the information in this document or to any product and services at any time without notice.

Microsemi Corporation (Nasdaq: MSCI) offers a comprehensive portfolio of semiconductor and system solutions for aerospace & defense communications, data center and industrial markets. Products include high-performance and radiation-hardened analog mixed-signal integrated circuits, FPGAs, SoCs and ASICs; power management products; timing and synchronisation devices and precise time solutions; setting the world's standard for time; voice processing devices; RF solutions; discrete components; enterprise storage and communication solutions; security technology and scalable anti-tamper products; Ethernet solutions; Power-over-Ethernet ICs and midspans; as well as custom design capabilities and services. Microsemi is headquartered in Aliso Viejo, California, and has approximately 4,800 employees globally. Learn more at www.microsemi.com.

© 2018 Microsemi Corporation. All rights reserved. Microsemi and the Microsemi logo are trademarks of Microsemi Corporation. All other trademarks and service marks are the property of their respective owners.