# Contents

1 Revision History ................................................................. 1  
  1.1 Revision 5.0 ...................................................................... 1  
  1.2 Revision 4.0 ...................................................................... 1  
  1.3 Revision 3.0 ...................................................................... 1  
  1.4 Revision 2.0 ...................................................................... 1  
  1.5 Revision 1.0 ...................................................................... 1  

2 PolarFire FPGA 1G Ethernet Loopback Using IOD CDR ....................... 2  
  2.1 Design Requirements .......................................................... 3  
  2.2 Prerequisites ...................................................................... 3  
  2.3 Demo Design ...................................................................... 4  
      2.3.1 About PF_IOD_CDR ...................................................... 5  
      2.3.2 Design Implementation .................................................. 5  
      2.3.3 IP Configuration ............................................................ 7  
  2.4 Clocking Structure ............................................................... 14  

3 Libero Design Flow ................................................................. 15  
  3.1 Synthesize ......................................................................... 15  
  3.2 Place and Route .................................................................. 16  
      3.2.1 PLL, DLL, and Lane Controller Placement ....................... 16  
      3.2.2 Resource Utilization ....................................................... 16  
  3.3 Verify Timing ..................................................................... 16  
  3.4 Generate FPGA Array Data ................................................... 16  
  3.5 Configure Design Initialization Data and Memories ..................... 17  
  3.6 Generate Bitstream ............................................................... 18  
  3.7 Run PROGRAM Action ......................................................... 18  

4 Running the Demo .................................................................... 20  

5 Appendix 1: Programming the Device Using FlashPro Express ............... 26  

6 Appendix 2: Running the TCL Script ............................................ 28  

7 Appendix 3: Multi-Lane 1G IOD CDR Design .................................. 29  

8 Appendix 4: 1G Ethernet BASE-T and BASE-X Using Transceiver .......... 31  
      8.1 1G Ethernet BASE-T and BASE-X .................................... 31  
      8.2 Transceiver Configuration .................................................. 33  
      8.3 Transceiver Connections ..................................................... 34  

9 Appendix 5: References ................................................................ 35
### Figures

<table>
<thead>
<tr>
<th>Figure</th>
<th>Description</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>Block Diagram</td>
<td>4</td>
</tr>
<tr>
<td>2</td>
<td>Top-Level Libero Implementation</td>
<td>5</td>
</tr>
<tr>
<td>3</td>
<td>PF_IOD_CDR Configurator</td>
<td>7</td>
</tr>
<tr>
<td>4</td>
<td>CORETSE_0 Configurator</td>
<td>8</td>
</tr>
<tr>
<td>5</td>
<td>Mi-V Configurator</td>
<td>9</td>
</tr>
<tr>
<td>6</td>
<td>PF_CCC_0 Input Clock Configuration</td>
<td>10</td>
</tr>
<tr>
<td>7</td>
<td>PF_CCC_0 Output Clock Configuration</td>
<td>10</td>
</tr>
<tr>
<td>8</td>
<td>PF_IOD_CDR_CCC Configuration</td>
<td>11</td>
</tr>
<tr>
<td>9</td>
<td>CoreSPI_0 Configurator</td>
<td>12</td>
</tr>
<tr>
<td>10</td>
<td>Mi-V Processor Bus Interface Memory Map</td>
<td>13</td>
</tr>
<tr>
<td>11</td>
<td>CoreAPB3 Configuration</td>
<td>13</td>
</tr>
<tr>
<td>12</td>
<td>Clocking Structure</td>
<td>14</td>
</tr>
<tr>
<td>13</td>
<td>Libero Design Flow Options</td>
<td>15</td>
</tr>
<tr>
<td>14</td>
<td>Configure Design Initialization Data and Memories Option</td>
<td>17</td>
</tr>
<tr>
<td>15</td>
<td>Fabric RAMs Tab</td>
<td>17</td>
</tr>
<tr>
<td>16</td>
<td>Fabric RAM Tab Apply Option</td>
<td>18</td>
</tr>
<tr>
<td>17</td>
<td>Board Setup</td>
<td>19</td>
</tr>
<tr>
<td>18</td>
<td>Cat Karat Packet Builder Window</td>
<td>20</td>
</tr>
<tr>
<td>19</td>
<td>Host PC Ethernet Network Connection</td>
<td>21</td>
</tr>
<tr>
<td>20</td>
<td>Interface Selection</td>
<td>21</td>
</tr>
<tr>
<td>21</td>
<td>Packet Flow and View Settings</td>
<td>22</td>
</tr>
<tr>
<td>22</td>
<td>Wireshark Main Window</td>
<td>22</td>
</tr>
<tr>
<td>23</td>
<td>Wireshark Interface Settings</td>
<td>23</td>
</tr>
<tr>
<td>24</td>
<td>Wireshark - Start a New Live Capture Icon</td>
<td>23</td>
</tr>
<tr>
<td>25</td>
<td>Wireshark Live Capture</td>
<td>24</td>
</tr>
<tr>
<td>26</td>
<td>Car Karat - Transmit Packets Icon</td>
<td>24</td>
</tr>
<tr>
<td>27</td>
<td>Transmitted and looped Back Packets</td>
<td>25</td>
</tr>
<tr>
<td>28</td>
<td>FlashPro Express Job Project</td>
<td>26</td>
</tr>
<tr>
<td>29</td>
<td>New Job Project from FlashPro Express Job</td>
<td>26</td>
</tr>
<tr>
<td>30</td>
<td>Programming the Device</td>
<td>27</td>
</tr>
<tr>
<td>31</td>
<td>FlashPro Express—RUN PASSED</td>
<td>27</td>
</tr>
<tr>
<td>32</td>
<td>I/O Banks and PLL placement in MPF300</td>
<td>29</td>
</tr>
<tr>
<td>33</td>
<td>8 Lane 1G IOD CDR Design in PolarFire</td>
<td>30</td>
</tr>
<tr>
<td>34</td>
<td>1G BASE-T Design</td>
<td>31</td>
</tr>
<tr>
<td>35</td>
<td>1G BASE-X Design</td>
<td>31</td>
</tr>
<tr>
<td>36</td>
<td>Transceiver Configuration</td>
<td>33</td>
</tr>
</tbody>
</table>
### Tables

<table>
<thead>
<tr>
<th>Table</th>
<th>Description</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>Table 1</td>
<td>Design Requirements</td>
<td>3</td>
</tr>
<tr>
<td>Table 2</td>
<td>I/O Signals</td>
<td>6</td>
</tr>
<tr>
<td>Table 3</td>
<td>Resource Utilization</td>
<td>16</td>
</tr>
<tr>
<td>Table 4</td>
<td>Jumper Settings</td>
<td>18</td>
</tr>
<tr>
<td>Table 5</td>
<td>AN Registers</td>
<td>32</td>
</tr>
<tr>
<td>Table 6</td>
<td>XCVR Configuration</td>
<td>33</td>
</tr>
<tr>
<td>Table 7</td>
<td>XCVR Port Connections</td>
<td>34</td>
</tr>
</tbody>
</table>
Revision History

The revision history describes the changes that were implemented in the document. The changes are listed by revision, starting with the most current publication.

1.1 Revision 5.0
Added Appendix 2: Running the TCL Script, page 28.

1.2 Revision 4.0
The following is a summary of the changes made in this revision.

• Updated the document for Libero SoC v12.2.
• Removed the references to Libero version numbers.

1.3 Revision 3.0
The following is a summary of changes made in this revision.

• Updated the document for Libero SoC v12.1.
• The design uses a new IP PF_IOD_CDR_CCC. For more information, see PF_IOD_CDR_CCC_C0, page 10.

1.4 Revision 2.0
The following is a summary of changes made in this revision.

• Updated the document for Libero® SoC v12.0.
• Added Appendix 3: Multi-Lane 1G IOD CDR Design, page 29.
• Added Appendix 4: 1G Ethernet BASE-T and BASE-X Using Transceiver, page 31.

1.5 Revision 1.0
The first publication of this document.
PolarFire FPGA 1G Ethernet Loopback Using IOD CDR

Microsemi PolarFire® FPGAs support 1G (1000BASE-T) Ethernet solutions for various networking applications. In PolarFire devices, 10/100/1000 Mbps (1G) Ethernet is implemented using the CoreTSE Media Access Control (MAC) soft IP core. The CoreTSE IP implements a Serial Gigabit Media-Independent Interface (SGMII) with an Ethernet PHY. This Ethernet interface can be implemented in the FPGA by using either a transceiver or a GPIO with Clock and Data Recovery (CDR) capability. Both these features are provided by the PF_XCVR and PF_IOD_CDR IP cores, respectively.

GPIOs in PolarFire devices operate at speeds of up to 1.066 Gbps for single-ended standards and 1.25 Gbps for differential standards. Each I/O has an I/O digital (IOD) logic block that supports gearing up of the output data rate and gearing down of the input data rate. The IOD block with CDR circuitry (PF_IOD_CDR IP) deserializes high-speed Ethernet input data and transfers it to the FPGA fabric at lower speeds. It also serializes the lower-speed Ethernet data from the FPGA fabric and transfers to the high-speed Ethernet PHY.

This document describes how to run the 1G Ethernet loopback demo design, which is a reference design created to demonstrate 1G Ethernet loopback using GPIO on a PolarFire Evaluation Board. The demo design is built using the PF_IOD_CDR_CCC, PF_IOD_CDR, CoreTSE, and Mi-V soft processor IP cores. The reference design is for a single SGMII lane (single RJ45 cable). For information about how to build a multi-lane (multiple links) design, see Appendix 3: Multi-Lane 1G IOD CDR Design, page 29.

The demo design can be programmed using either of the following options:

- Using the pre-generated .job file: To program the device using the .job file provided along with the demo design files, see Appendix 1: Programming the Device Using FlashPro Express, page 26.
- Using Libero SoC: To program the device using Libero SoC, see Libero Design Flow, page 15.

A license is required to use the CoreTSE IP core. To request a license, contact soc_marketing@microsemi.com.
2.1 Design Requirements

The following table lists the hardware and software requirements for running the demo design.

Table 1 • Design Requirements

<table>
<thead>
<tr>
<th>Requirement</th>
<th>Version</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Hardware</strong></td>
<td></td>
</tr>
<tr>
<td>PolarFire Evaluation Kit (POLARFIRE-EVAL-KIT)</td>
<td>Rev D</td>
</tr>
<tr>
<td>– PolarFire Evaluation Board</td>
<td></td>
</tr>
<tr>
<td>– 12 V/5 A AC power adapter and cord</td>
<td></td>
</tr>
<tr>
<td>– USB 2.0 A to mini-B cable for UART and programming</td>
<td></td>
</tr>
<tr>
<td>RJ45 cable to connect the board with the host PC</td>
<td></td>
</tr>
<tr>
<td>Host PC</td>
<td>Windows 7 or 10</td>
</tr>
<tr>
<td><strong>Software</strong></td>
<td></td>
</tr>
<tr>
<td>Cat Karat (Ethernet packet generator)</td>
<td>To install the appropriate version, refer [PacketBuilder website](<a href="http://soc.microsemi.com/download/rsc/?f=mpf">http://soc.microsemi.com/download/rsc/?f=mpf</a> dg0799_eval_df).</td>
</tr>
<tr>
<td>Note: The Cat Karat version that was used in this demo is: 1.51.200</td>
<td></td>
</tr>
<tr>
<td>Wireshark (network protocol analyzer)</td>
<td>To install the appropriate version, refer <a href="https://www.microsemi.com/product-directory/design-resources/1750-libero-soc">Wireshark website</a>.</td>
</tr>
<tr>
<td>Note: The Wireshark version that was used in this demo is: 3.4.3</td>
<td></td>
</tr>
<tr>
<td>FlashPro Express</td>
<td></td>
</tr>
<tr>
<td>Libero SoC Design Suite</td>
<td>Note: Refer to the readme.txt file provided in the design files for the software versions used with this reference design.</td>
</tr>
</tbody>
</table>

Note: Libero SmartDesign and configuration screen shots shown in this guide are for illustration purpose only. Open the Libero design to see the latest updates.

2.2 Prerequisites

Before you begin:

1. For demo design files download link: [http://soc.microsemi.com/download/rsc/?f=mpf dg0799_eval_df](http://soc.microsemi.com/download/rsc/?f=mpf dg0799_eval_df)

2. Download and install Libero SoC (as indicated in the website for this design) on the host PC from the following location: [https://www.microsemi.com/product-directory/design-resources/1750-libero-soc](https://www.microsemi.com/product-directory/design-resources/1750-libero-soc)

3. The latest versions of ModelSim and Synplify Pro are included in the Libero SoC PolarFire installation package. Make sure you have a Libero Gold license for design evaluation on MPF300 device. A one year Gold software License is included with the Evaluation kit.

4. If you already purchased a Gold license and received a Software ID from Microsemi, generate your Gold License using the following link: [https://soc.microsemi.com/portal/default.aspx?r=1](https://soc.microsemi.com/portal/default.aspx?r=1)

5. Download Cat Karat and Wireshark.

Note: The Cat Karat version 1.51.200 and Wireshark version 3.4.3 were used in this demo.
### 2.3 Demo Design

The following is the data flow for the 1G Ethernet loopback demo design:

1. **PF_CCC_0** provides the clock to the Mi-V processor and other APB peripherals.
2. **PF_IOD_CDR_CCC_C0** generates:
   - The fabric transmit clock ((TX_CLK_G)) for the CoreTSE block.
   - The high-speed bank clocks, and drives the high-speed clocks (HS_IO_CLks) of the PF_IOD_CDR_C0 block for clock recovery.
3. **PF_IOD_CDR_CCC_C0** also generates Delay codes for the PVT compensation.
4. Mi-V performs the following functions:
   - Executes the application from TCM.
   - Configures the ZL30364 clock generation hardware through the CoreSPI IP to generate reference clocks for the VSC PHY and the IOD CDR fabric module.
   - Configures the Management registers of CoreTSE and VSC PHY.
   - Sends a request to the CoreTSE IP to negotiate with the on-board VSC8575 PHY.
5. CoreTSE IP implements 1G Ethernet MAC and is configured in ten bit interface mode (TBI) to interface with the PF_IOD_CDR_C0. The CoreTSE IP has an inbuilt MDIO interface to exchange control and status information with the VSC PHY.
6. **PF_IOD_CDR IP** does the following:
   - Interfaces with the on-board VSC8575 PHY and forms the SGMII link.
   - Recovers the data and clock from the incoming RX_P and RX_N ports.
   - Sends the recovered clock (RX_CLK_R) to the CoreTSE block.
   - Deserializes the recovered data and sends 10-bit parallel data to CoreTSE.
   - Receives Ethernet data through the RX_P and RX_N input pads, gears down the receive data rate, and deserializes the data.
   - The deserialized data is sent from PF_IOD_CDR_C0:RX_DATA[9:0] to CoreTSE IP: RCG[9:0].
   - The received data is looped back at the CoreTSE IP, and CoreTSE IP:TCG[9:0] is sent to PF_IOD_CDR_C0:TX_DATA[9:0].
   - PF_IOD_CDR_C0 serializes the data, gears up the transmit data rate, and transmits the data to the on-board VSC PHY through the TX_P and TX_N output pads.

*Figure 1* shows the hardware implementation of the demo design.
2.3.1 About PF_IOD_CDR

The PF_IOD_CDR IP core provides an asynchronous receive and transmit interface that supports up to 1.6 Gbps speed for serial data transfers. It supports the SGMII interface. PF_IOD_CDR uses the DDRX5 IO gearing mode for the SGMII interface with a 10:1 digital ratio to provide the 10-bit data width for both transmit and receive. The clock recovery circuit, which is part of this PF_IOD_CDR, keeps the receive clock centered in the data eye.

The PF_IOD_CDR interface is compatible with the CoreTSE, CoreTSE_AHB, and CoreSGMII IP cores configured in TBI mode. In this demo, the CoreTSE (Non-AMBA) MAC is used in the TBI mode to transmit and receive the Ethernet packets.

2.3.1.1 Receive Interface

The PF_IOD_CDR IP includes the clock recovery block, which is used to generate the recovered clock for sampling the incoming data stream. This IP uses the four clocks of phases 0, 90, 180, and 270 degrees for the clock recovery. The recovered clock (RX_CLK_R) is used by the fabric for sampling the Rx data from the PF_IOD_CDR IP. The CoreTSE logic also uses this clock.

For more information on PF_IOD_CDR and its blocks, see UG0686: PolarFire FPGA User I/O User Guide.

2.3.1.2 Transmit Interface

The PF_IOD_CDR transmit interface receives the parallel data (TX_DATA [9:0]), converts it into a serial data stream using the IOD interface, and then transmits it through the I/O ports TX_P and TX_N. The 625 MHz clock generated by the PF_IOD_CDR_CCC is used by PF_IOD_CDR transmit interface to transmit the data serially on the TX_P/TX_N ports.

For more information about PF_IOD_CDR, see UG0686: PolarFire FPGA User I/O User Guide.

2.3.2 Design Implementation

Figure 2 shows the top-level Libero implementation of the demo design.

*Figure 2 • Top-Level Libero Implementation*
Table 2 lists the important I/O signals of the design.

<table>
<thead>
<tr>
<th>Signal</th>
<th>Direction</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>RX_P, RX_N</td>
<td>Input</td>
<td>IOD CDR receive signals connected to the VSC PHY transmit data signals</td>
</tr>
<tr>
<td>TX_P, TX_N</td>
<td>Output</td>
<td>IOD CDR transmit signals connected to the VSC PHY receive data signals</td>
</tr>
<tr>
<td>REFCLK_N, REFCLK_P</td>
<td>Input</td>
<td>125 MHz input clock received from the on-board ZL30364 and fed to NWC_PLL_0</td>
</tr>
<tr>
<td>RESET_N</td>
<td>Input</td>
<td>Active low Mi-V reset. Asserted by pressing the on-board K22 push-button</td>
</tr>
<tr>
<td>REF_CLK_0</td>
<td>Input</td>
<td>50 MHz input clock received from the on-board 50 MHz oscillator and fed to PF_CCC_0</td>
</tr>
<tr>
<td>TCK, TDI, TMS, TRSTB</td>
<td>Input</td>
<td>JTAG signals interfaced to the soft processor for debugging</td>
</tr>
<tr>
<td>LINK_OK</td>
<td>Output</td>
<td>Link status indicator. Provides the link <em>up or down</em> status with the on-board PHY. This signal is mapped to on-board LED7. The LED ON condition indicates that the link is up.</td>
</tr>
<tr>
<td>PHY_RST</td>
<td>Output</td>
<td>Active high reset signal to the on-board VSC8575 PHY</td>
</tr>
<tr>
<td>PHY_MDC</td>
<td>Output</td>
<td>Management Data IO clock fed to the on-board VSC8575 PHY</td>
</tr>
<tr>
<td>PHY_MDIO</td>
<td>Output</td>
<td>Management Data IO Interface for accessing the on-board VSC8575 PHY registers</td>
</tr>
<tr>
<td>coma_mode</td>
<td>Output</td>
<td>Signal held low to keep the VSC PHY fully active when it is out of reset</td>
</tr>
<tr>
<td>REF_CLK_SEL</td>
<td>Output</td>
<td>Reference clock speed pin of the VSC PHY. Held high for selecting the 125 MHz reference clock speed</td>
</tr>
<tr>
<td>RD_BC_ERROR</td>
<td>Output</td>
<td>CoreTSE receive error signal. This LED signal indicates the receive code group error. This signal is synchronous to RX_CLK_R and mapped to LED4 on the board. When the LED is ON, there is an error in the received code group. When the LED is OFF, there is no error.</td>
</tr>
<tr>
<td>SPI_SCLKO, SPISS,</td>
<td>Output</td>
<td>SPI controller signals to interface with the ZL30364 clock generation hardware</td>
</tr>
<tr>
<td>SPI_SDO, SPISDI</td>
<td></td>
<td></td>
</tr>
<tr>
<td>TDO</td>
<td>Output</td>
<td>JTAG test data output. Serial data output from tap.</td>
</tr>
</tbody>
</table>
2.3.3 IP Configuration

This section describes the IP blocks and user-defined blocks instantiated in the demo design.

2.3.3.1 PF_IOD_CDR_C0_0

The PF_IOD_CDR_C0_0 (PF_IOD_CDR) block is configured for 1250 Mbps. The data rate is set to 1250 Mbps because the SGMII interface operates at this speed. The Enable BITSLIP port check box is not selected because the CoreTSE IP has a built-in word alignment logic.

Figure 3 • PF_IOD_CDR Configurator

The Advanced tab includes the Jump step size option that specifies the precision of the clock adjustment during clock recovery. The supported step sizes are 2 or 3, this demo uses a step size of 3. Figure 3 shows the configuration of the PF_IOD_CDR_C0 block.

2.3.3.2 CORETSE_0

The CORETSE_0 (CoreTSE) block is used to implement the Ethernet MAC. This block is configured in the ten-bit interface (TBI) mode to interface with the VSC PHY using the SGMII interface, as shown in Figure 4. The MDIO PHY Address value is used by the Mi-V soft processor to read and write to the Management registers of the CoreTSE IP. The Include receive slip logic option is not selected because the CoreTSE IP has a built-in word alignment logic in TBI mode.
2.3.3.3 pf_init_monitor_0
The pf_init_monitor_0 (PF_INIT_MONITOR) block is used to issue a reset signal to the user logic (FABRIC_RESET_N). To ensure a glitch-free reset, the DEVICE_INIT_DONE signal is connected to the CORERESET_PF IP with a lock signal from the PF_CCC macro.

This IP retains the default configuration.

2.3.3.4 Core_reset_pf_0
The Core_reset_pf_0 (CORDERSET_PF) block handles the sequencing of reset signals in the PolarFire device. The CORERESET_PF block synchronizes the reset of all the blocks to which it is connected when the PolarFire device is powered up.

2.3.3.5 core_jtag_debug_0
The CoreJTAGDebug IP is used to debug the Mi-V soft processor. This IP retains the default configuration.

2.3.3.6 Mi-V Soft Processor
The Mi-V soft processor supports RISC-V processor-based designs. It configures the ZL30364 clock generation hardware through the CoreSPI IP and the VSC PHY through the CoreTSE MDIO interface. It also configures the CoreTSE registers using the APB interface.

The following figure shows the Mi-V soft processor configuration, where the Reset Vector Address is set to 0x8000_0000. This is because in the Mi-V processor memory map, the memory range used for the APB interface is 0x6000_0000 to 0x6FFF_FFFF, and the memory range used for TCM is 0x8000_0000 to 0x8000_FFFF.
2.3.3.7 PF_CCC_0

The PF_CCC_0 (PolarFire Clock Conditioning Circuitry) generates the fabric reference clock that drives the soft processor and the APB peripherals (CoreTSE and CoreSPI). The PF_CCC_0 IP is configured to generate one output fabric clock from an on-board 50 MHz crystal oscillator.

Figure 6 shows the PF_CCC_0 input clock configuration.
Figure 6 • PF_CCC_0 Input Clock Configuration

Figure 7 shows the PF_CCC_0 output clock configuration. This design uses an 80 MHz system clock for configuring the APB peripherals.

Figure 7 • PF_CCC_0 Output Clock Configuration

2.3.3.8 PF_IOD_CDR_CCC_C0

The PF_IOD_CDR_CCC IP used for generating high-speed bank clocks for PF_IOD_CDR. This IP is in PLL-DLL cascaded mode to generate high-speed bank clocks of four phases 0, 90, 180, 270 from a 125 MHz input. The CDR requires four phases of the HS_IO_CLK running at half the frequency of the serial data rate. Therefore, the HSIO clock frequency is selected as 625 MHz with four phases.

PF_IOD_CDR_CCC also generates the fabric Tx interface clock (TX_CLK_G) for the CoreTSE block by dividing the bank clock by the ratio of 5. The DLL is needed to control the clock position (delay) with DLL
codes when the data is active on the Rx interface (RX_P/RX_N). A glitch-less DLL can adjust the clock delay setting when the data is active.

Figure 8 shows the PF_IOD_CCC_C0_0 configuration.

Figure 8 • PF_IOD_CDR_CCC Configuration
2.3.3.9 CORESPI_0

The CORESPI_0 (CoreSPI) block is a controller IP, which implements SPI communication. Mi-V configures the ZL30364 clock generation hardware using the CORESPI_0 block. The following points describe the CoreSPI_0 configuration, as shown in Figure 9.

- APB Data Width is selected as 32 because the design uses an APB data width of 32 bit.
- The default serial protocol mode, Motorola mode is retained to interface with ZL30364.
- Frame size is set to 16 to match the read/write cycles supported by ZL30364.
- FIFO depth is set to 32 to store maximum frames (TX and RX) in FIFO.
- Clock rate for the SPI master clock is selected as 7. This is used to generate the SPI clock of 5 MHz (SPICLK = PCLK/(2*(clock rate+1)) = 80/(2*(7+1)) = 5 MHz).
- The Keep SSEL active check box is enabled to keep the slave peripheral active between back-to-back data transfers.

Figure 9 shows the CoreSPI configuration.

2.3.3.10 CoreUARTapb_0

The CoreUARTapb_0 block is a serial communication controller with a flexible serial data interface. It is used for UART communication between the device and host PC. This IP retains the default configuration.
2.3.3.11 Design Memory Map

Figure 10 shows the Mi-V processor bus interface memory map.

Figure 10 • Mi-V Processor Bus Interface Memory Map

2.3.3.12 CoreAPB3

CoreAPB3 is configured as shown in Figure 11 to connect the peripherals CoreTSE, CoreSPI, and CoreUARTapb as slaves.

- APB Master Data bus width: 32 bit
- Number of address bits driven by master: 16. The Mi-V processor addresses slaves using 16-bit addressing, so the final address for these slaves translates to 0x6000_0000, 0x6000_1000, and 0x6000_2000
- Enabled APB Slave Slots: S0, S1, and S2 (for CoreTSE, CoreUARTapb, and CoreSPI, respectively).

Figure 11 • CoreAPB3 Configuration
2.4 Clocking Structure

In the demo design, there are two clock sources—the on-board 50 MHz oscillator and the on-board ZL30364 clock generation hardware.

- **On-board 50 MHz oscillator:** This oscillator drives the PLL that generates an 80-MHz clock for the Mi-V soft processor and peripherals. In this design, Mi-V processor runs at 80 MHz.
- **On-board ZL 30364 clock generation hardware:** This hardware generates the reference clocks for the VSC PHY, the IOD CDR fabric module, and CoreTSE.

Figure 12 shows the clocking structure of the demo design.
3 Libero Design Flow

This chapter describes the Libero design flow for running this demo design, which includes:

- Synthesize, page 15
- Place and Route, page 16
- Verify Timing, page 16
- Generate FPGA Array Data, page 16
- Configure Design Initialization Data and Memories, page 17
- Generate Bitstream, page 18
- Run PROGRAM Action, page 18

Note: To initialize the TCM in PolarFire using the system controller, a local parameter `l_cfg_hard_tcm0_en`, in the `miv_rv32_opsrv_cfg_pkg.v` file should be changed to 1'b1 prior to synthesis. See the 2.7 TCM section in the *MIV_RV32 Handbook*.

The following figure shows these options in the Design Flow tab.

![Libero Design Flow Options](image1.png)

3.1 Synthesize

To synthesize the design, perform the following the steps:

   When the synthesis is successful, a green tick mark appears next to Synthesize, as shown in Figure 13.
2. Right-click Synthesize and select View Report to view the synthesis report and log files in the Reports tab.
   We recommend viewing the top.srr and top_compile_netlist.log files for debugging synthesis and compile errors.
3.2 Place and Route

The demo project includes the IO PDC file and the floor planner PDC constraint files. The Place and Route process uses these PDC files to place the I/Os and CCC macros.

To place and route the design, perform the following steps:

1. On the Design Flow window, double-click Place and Route. When place and route is successful, a green tick mark appears next to Place and Route, as shown in Figure 13, page 15.
2. Right-click Place and Route and select View Report to view the place and route report and the log files in the Reports tab. We recommend viewing the top_place_and_route_constraint_coverage.xml file for place and route constraint coverage.

3.2.1 PLL, DLL, and Lane Controller Placement

PolarFire FPGA I/O pairs are grouped into lanes. Each I/O bank has multiple lanes. Each lane consists of twelve I/Os (six I/O pairs), a lane controller, and a set of high-speed, low-skew clock resources. All associated I/Os must be placed in one lane. For example, RX_P and RX_N must be placed in the same lane. For more information, see UG0686: PolarFire FPGA User I/O User Guide. The IO Editor shows the placement of the components and I/Os. The PLL of PF_CCC and the PLL, DLL, and Lane Controller of PF_IOD_CDR_CCC_C0 are auto placed by Libero SoC.

3.2.2 Resource Utilization

The resource utilization report is written to the top_layout_log.log file in the Reports tab under iog_cdr_1_Gbps reports > Place and Route. Table 3 lists the resource utilization of the design after place and route. These values may vary slightly for different Libero runs, settings, and seed values.

<table>
<thead>
<tr>
<th>Type</th>
<th>Used</th>
<th>Total</th>
<th>Percentage</th>
</tr>
</thead>
<tbody>
<tr>
<td>4LUT</td>
<td>22551</td>
<td>299544</td>
<td>7.53</td>
</tr>
<tr>
<td>DFF</td>
<td>12703</td>
<td>299544</td>
<td>4.24</td>
</tr>
<tr>
<td>I/O register</td>
<td>0</td>
<td>510</td>
<td>0.00</td>
</tr>
<tr>
<td>Logic Elements</td>
<td>24090</td>
<td>299544</td>
<td>8.04</td>
</tr>
<tr>
<td>User I/O</td>
<td>21</td>
<td>512</td>
<td>4.10</td>
</tr>
<tr>
<td>– Single-ended I/O</td>
<td>17</td>
<td>512</td>
<td>3.32</td>
</tr>
<tr>
<td>– Differential I/O pairs</td>
<td>3</td>
<td>256</td>
<td>1.17</td>
</tr>
</tbody>
</table>

3.3 Verify Timing

To verify timing, perform the following steps:

1. On the Design Flow window, double-click Verify Timing. When the design successfully meets the timing requirements, a green tick mark appears next to Verify Timing, as shown in Figure 13, page 15.
2. Right-click Verify Timing and select View Report to view the verify timing report and log files in the Reports tab.

3.4 Generate FPGA Array Data

On the Design Flow window, double-click Generate FPGA Array Data. When the FPGA array data is successfully generated, a green tick mark appears next to Generate FPGA Array Data, as shown in Figure 13, page 15.
3.5 Configure Design Initialization Data and Memories

The fabric RAM blocks must be initialized with the user application to configure the PHY and management registers of CoreTSE. The user application (HEX file) is generated using SoftConsole. This step is used to select the fabric RAM client (HEX file), its storage location (sNVM/µPROM/SPI Flash), and generate the fabric RAM client. The non-volatile memory is programmed with this client and at device power-up, the fabric RAM blocks are initialized with the content from the selected NVM.

The Configure Design Initialization Data and Memories option creates the TCM initialization client. When the PolarFire device powers up, the TCM memory is initialized with the sNVM contents.

To create the TCM initialization client, perform the following steps:

1. On the Design Flow window, double-click Configure Design Initialization Data and Memories, as shown in Figure 14.

![Figure 14 • Configure Design Initialization Data and Memories Option](image)

2. In the Fabric RAMs tab, configure the MIV_RV32_C0_0/MIV_RV32_C0_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/tcm_ram_macro.u_ram_0 instance and ensure contents are stored in sNVM, set the Storage Type as sNVM as shown in Figure 15.

![Figure 15 • Fabric RAMs Tab](image)

3. Import the hex file (iog_cdr.hex) from: mpf_dg0799_eval_df\Libero_Project. The iog_cdr.hex file is an application file generated using SoftConsole v6.5 that configures the ZL clock generation hardware, the CoreTSE registers, and the VSC PHY. The application code is initially stored in sNVM. On device power-up, the system controller copies the code to TCM, and the Mi-V processor executes the code from TCM.
4. Click **Apply**, as shown in **Figure 16**.

**Figure 16** • Fabric RAM Tab Apply Option

5. On the **Design Flow** window, double-click **Generate Design Initialization Data**.

   When the initialization client is successfully generated in sNVM, a green tick mark appears next to **Generate Design Initialization Data**, as shown in **Figure 13**.

### 3.6 Generate Bitstream

To generate the bitstream, perform the following steps:

1. On the **Design Flow** window, double-click **Generate Bitstream**.

   When the bitstream is successfully generated, a green tick mark appears next to **Generate Bitstream**, as shown in **Figure 13**, page 15.

2. Right-click **Generate Bitstream** and select **View Report** to view the corresponding log file in the **Reports** tab.

### 3.7 Run PROGRAM Action

After generating the bitstream, the PolarFire device must be programmed. The programming procedure involves setting up board and invoking the programming command from Libero.

Follow these steps:

**Note:** If you want to program the board using the .job file instead, see Programming the Device Using FlashPro, page 26.

1. Ensure that the jumper settings on the board are as listed in the following table.

   **Table 4** • Jumper Settings

<table>
<thead>
<tr>
<th>Jumper</th>
<th>Setting</th>
</tr>
</thead>
<tbody>
<tr>
<td>J18, J19, J20, J21, and J22</td>
<td>Close pins 2 and 3 for programming through FTDI</td>
</tr>
<tr>
<td>J28</td>
<td>Close pins 1 and 2 for programming through the on-board FlashPro5</td>
</tr>
<tr>
<td>J4</td>
<td>Close pins 1 and 2 for switching the power manually using SW3</td>
</tr>
<tr>
<td>J12</td>
<td>Close pins 3 and 4 for 2.5 V</td>
</tr>
</tbody>
</table>

2. Connect the power supply cable to the **J9** connector on the board.
3. Connect the USB cable from the host PC to **J5** (FTDI port) on the board.
4. Connect the RJ45 cable from the host PC to the **J15** connector (RJ45-PORT 0) on the board. This is required for the Ethernet link after programming.
The following figure shows the board setup for programming the device.

*Figure 17 • Board Setup*

5. Power up the board using the SW3 slide switch.
6. On the *Design Flow* window, double-click *Run PROGRAM Action*. When the device is successfully programmed, the LEDs 6, 7, 8, 9, 10, and 11 on the board glow, and a green tick mark appears, as shown in *Figure 13*, page 15.
7. Right-click *Run Program Action* and select *View Report* to view the corresponding log file in the *Reports* tab.

The demo is ready to be run. For information about how to run the demo, see *Running the Demo*, page 20.
This section describes how to run the 1G loopback demo. The procedure involves transmitting packets from the network card of the host PC to the board using Cat Karat and verifying the packets transmitted to and received from the board using Wireshark.

The following procedure assumes that:

- The PolarFire FPGA is programmed with the demo design programming file (.job). For more information, see Appendix 1: Programming the Device Using FlashPro Express, page 26.
- The Cat Karat and the Wireshark software are installed on the host PC.

To run the demo, perform the following steps:

1. Ensure that the RJ45 cable is connected from the host PC to the J15 connector on the board.
2. Power up the board using the SW3 slide switch.
3. Confirm that LED 7 is glowing, indicating the Ethernet PHY link is up and running.
4. Open the Cat Karat software from the Start menu of the host PC.

The Cat Karat Packet Builder window opens, as shown in Figure 18.
5. From the control panel of the host PC, note the name of the Ethernet network connection, as shown in Figure 19. On a Windows 10 machine, this connection is **Ethernet**.

**Figure 19 • Host PC Ethernet Network Connection**

6. In the **Cat Karat Packet Builder** window > **Interfaces** pane, double-click **Ethernet Network connection** noted in the previous step to select that interface, as shown in Figure 20.

**Figure 20 • Interface Selection**
7. In the Packet Flow pane, select use RAW checkbox, and set Packets per Burst to 5 and the Data Pattern to 55, as shown in Figure 21.

**Figure 21 • Packet Flow and View Settings**

8. Open the Wireshark software from the Start menu of the host PC. Figure 22 shows the Wireshark window.

**Figure 22 • Wireshark Main Window**
9. Double-click **Local Area Connection** and select the interface settings, as shown in Figure 23. On a Window 10 machine, select **Ethernet**.

**Figure 23 • Wireshark Interface Settings**

10. Click **Start a new live capture** icon, as shown in Figure 24.

**Figure 24 • Wireshark - Start a New Live Capture Icon**
The Wireshark live capture displays the Ethernet packets transferred from the board to the host PC network card, as shown in Figure 25.

**Figure 25 • Wireshark Live Capture**

11. In the **Cat Karat** window, click **Start Transmit** to transmit five packets from the host PC to the board, as shown in Figure 26.

**Figure 26 • Car Karat - Transmit Packets Icon**
12. Verify that 5 packets have been captured (transmitted and received), as shown in Figure 27.

**Figure 27 • Transmitted and Looped Back Packets**

The preceding figure highlights five packets that were transmitted from the host PC to the board, looped back at the CoreTSE IP, and sent back to the host PC. All packets transmitted from the host PC network are looped back in the same way.

13. Select different burst rates, data patterns, and transmit packets to the board.
14. Power down the board and close the Cat Karat and the Wireshark software.

You have successfully run the demo.
Appendix 1: Programming the Device Using FlashPro Express

This chapter describes how to program the PolarFire device with the job file using Flashpro Express. The job file is available at the following design files folder location:

```
mpf_dg0799_eval_df\Programming_Job
```

Follow these steps:

1. Connect the jumpers and set up the PolarFire Evaluation Kit Board as described in steps 1 to 5 of Run PROGRAM Action, page 18.
2. On the host PC, start the FlashPro Express software from `<$Installation Directory>\Microsemi\Designer\binfp`
3. To create a new job project, select **New** or in the **Project** menu, select **New Job Project from FlashPro Express Job**, as shown in Figure 28.

**Figure 28 • FlashPro Express Job Project**

4. Enter the following in the New Job Project from FlashPro Express Job dialog box:
   - **Programming job file**: Click **Browse**, and navigate to the location where the job file is located and select the file. The default location is: `mpf_dg0799_eval_df\Programming_Job`
   - **FlashPro Express job project location**: Select **Browse** and navigate to the location where you want to save the project.

**Figure 29 • New Job Project from FlashPro Express Job**

5. Click **OK**. The required programming file is selected and ready to be programmed in the device.
6. The FlashPro Express window appears as shown in Figure 30. Confirm that a programmer number appears in the Programmer field. If it does not, confirm the board connections and click Refresh/Rescan Programmers.

Figure 30 • Programming the Device

7. Click RUN. When the device is programmed successfully, a RUN PASSED status is displayed as shown in Figure 31. See Running the Demo, page 20.

Figure 31 • FlashPro Express—RUN PASSED

8. Close FlashPro Express or in the Project tab, click Exit.
Appendix 2: Running the TCL Script

TCL scripts are provided in the design files folder under directory TCL_Scripts. If required, the design flow can be reproduced from Design Implementation till generation of job file.

To run the TCL, follow the steps below:

1. Launch the Libero software
2. Select Project > Execute Script....
3. Click Browse and select script.tcl from the downloaded TCL_Scripts directory.
4. Click Run.

After successful execution of TCL script, Libero project is created within TCL_Scripts directory.

For more information about TCL scripts, refer to mpf_dg0799_df/TCL_Scripts/readme.txt.

Refer to Libero® SoC TCL Command Reference Guide for more details on TCL commands. Contact Technical Support for any queries encountered when running the TCL script.
In a multi-lane design, Ethernet traffic from multiple RJ45 cables comes into the FPGA through PHY. In such cases, multiple RX and TX ports must be assigned from the PolarFire GPIO Banks to form multiple SGMII links with the PHY. The following figure shows the placement of I/O Banks and PLLs in a PolarFire device (MPF300).

**Figure 32 • I/O Banks and PLL placement in MPF300**

Each Bank has multiple I/O Lanes and each I/O Lane includes 6 I/O pairs. The lane controller available in each I/O lane has a clock recovery unit, which is used for the Clock recovery of that lane. Hence, only one SGMII link can be realized from an I/O lane.

For an 8-lane design, 8 I/O Lanes are used to form 8 SGMII links. To enable sharing of the PF_IOD_CDR_CCC, the selection of these I/O Lanes must be made in any of the following ways:

- Lanes of the same Bank can be selected vertically up to half of the side
- Lanes of the same Bank can be selected horizontally up to half of the side
- Lanes from vertical and horizontal Banks can be selected

**Note:** In Libero SoC, when I/O lanes are selected from Bank 5 or 2, or from both and placed, the PF_IOD_CDR_CCC selects the SW PLL and is placed SW. If all I/O lanes are selected from Bank 4, PF_IOD_CDR_CCC selects the NW PLL and is placed NW.

When the reference clock for all the links is the same:

- PF_IOD_CDR_CCC can be shared across all IOD blocks (PF_IOD_CDR) for the HSIO BANK clocks and transmit clock (TX_CLK).
- PF_IOD_CDR_CCC uses an internal lane controller to generate the DLL delay code and share it with all IOD blocks. The DLL delay code is required for phase tuning/adjustment.
To conclude, the following IOD resources are used to create an 8-lane design in a PolarFire MPF300 device:

- One PF_IOD_CDR_CCC with a lane controller for DLL delay update
- 8 I/O Lanes and lane controllers for clock recovery

The following figure shows the high-level block diagram of an 8-lane design implemented using Libero SoC PolarFire.

**Figure 33 • 8 Lane 1G IOD CDR Design in PolarFire**

As shown in Figure 33, eight PF_IOD_CDR instances are instantiated from GPIO Banks 5 and 2 to form eight links. The Clock Conditioning Circuit (CCC) available in the South-West corner, is configured in the PLL-DLL cascaded mode for the clock recovery and DLL delay update.

Apart from 8 lane controllers for clock recovery, an additional lane controller from the PF_IOD_CDR_CCC is inferred during synthesis for sharing the DLL delay update. This optimizes the utilization of lane controllers in the device.
Appendix 4: 1G Ethernet BASE-T and BASE-X Using Transceivers

The PolarFire FPGA family includes multiple embedded low-power, performance-optimized transceivers. Each transceiver has both the Physical Medium Attachment (PMA), protocol Physical Coding Sub-layer (PCS) logic, and interfaces to the FPGA fabric. The transceiver has a multi-lane architecture with each lane natively supporting serial data transmission rates from 250 Mbps to 12.7 Gbps. For more information, see UG0677: PolarFire FPGA Transceiver User Guide.

This section describes how 1G Ethernet BASE-T and BASE-X designs are implemented in PolarFire FPGAs using the transceivers.

8.1 1G Ethernet BASE-T and BASE-X

Figure 34 shows the typical FPGA design for 1G Ethernet BASE-T.

**Figure 34 • 1G BASE-T Design**

![1G BASE-T Design Diagram]

Figure 35 shows the typical FPGA design for 1G Ethernet BASE-X.

**Figure 35 • 1G BASE-X Design**

![1G BASE-X Design Diagram]
The following points summarize the 1G Ethernet BASE-T and BASE-X designs:

- The Mi-V soft processor is used to configure the PHY registers (using MDIO interface), MAC Configuration and Management registers. Users can also implement a fabric logic or any other soft processor to implement these functions.
- The MAC IP is configured in the Ten Bit Interface mode (TBI).
- In BASE-T, the management block of the MAC IP auto-negotiates with the onboard PHY as per Clause 28 of the IEEE802.3z standard. The PHY auto-negotiates with the link partner.
- In BASE-X, the management block of the MAC IP auto-negotiates with the link partner as per Clause 37 of the IEEE802.3z standard.
- The auto-negotiation (AN) functions are defined in the MAC Management registers 04h to 08h. The bit field formats of these registers are different for BASE-T and BASE-X. For more information about the bit field formats of the AN registers, see HB0549: CoreTSE v3.1 Handbook or HB0627: CoreSGMII v3.2 Handbook. The following table lists the AN registers.

<table>
<thead>
<tr>
<th>Register</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>04h</td>
<td>AN Advertisement</td>
</tr>
<tr>
<td>05h</td>
<td>AN Link Partner Base Page Ability</td>
</tr>
<tr>
<td>06h</td>
<td>AN Expansion</td>
</tr>
<tr>
<td>07h</td>
<td>AN Next Page Transmit</td>
</tr>
<tr>
<td>08h</td>
<td>AN Link Partner Ability Next Page</td>
</tr>
</tbody>
</table>

The following registers are common in BASE-T and BASE-X modes:

- Control register at address 0x00
- Status register at address 0x01

Registers 0x04, 0x05, 0x06, 0x07, and 0x08 are based on the configuration.

- XCVR is configured to operate at 1250 Mbps. For more information about XCVR configuration, see Transceiver Configuration, page 33.
- The user data from MAC (CoreTSE non-AHB) is provided on a 32-bit parallel bus.
8.2 Transceiver Configuration

For 1G Ethernet BASE-T and BASE-X, the transceiver block is configured for 1.25 Gbps data rate. Figure 36 shows the configuration of the transceiver block in the Libero SoC design suite. The following table lists the transceiver configuration.

**Table 6 • XCVR Configuration**

<table>
<thead>
<tr>
<th>Parameters</th>
<th>Settings</th>
</tr>
</thead>
<tbody>
<tr>
<td>Number of lanes</td>
<td>1</td>
</tr>
<tr>
<td>Data Rate</td>
<td>1250 Mbps</td>
</tr>
<tr>
<td><strong>PMA</strong></td>
<td></td>
</tr>
<tr>
<td>TX clock division factor</td>
<td>4</td>
</tr>
<tr>
<td>TX PLL base data rate</td>
<td>5000 Mbps</td>
</tr>
<tr>
<td>TX PLL bit clock frequency</td>
<td>2500 Mbps</td>
</tr>
<tr>
<td>CDR lock mode</td>
<td>lock to data</td>
</tr>
<tr>
<td>CDR reference clock source</td>
<td>Dedicated</td>
</tr>
<tr>
<td>CDR reference clock frequency</td>
<td>125 MHz</td>
</tr>
<tr>
<td><strong>PCS</strong></td>
<td></td>
</tr>
<tr>
<td>PCS-fabric interface width</td>
<td>10 bits</td>
</tr>
<tr>
<td>FPGA interface frequency</td>
<td>125 MHz</td>
</tr>
<tr>
<td>PMA Mode</td>
<td>Enabled</td>
</tr>
<tr>
<td><strong>Clocks and Resets</strong></td>
<td></td>
</tr>
<tr>
<td>TX clock</td>
<td>Regional</td>
</tr>
<tr>
<td>RX clock</td>
<td>Regional</td>
</tr>
<tr>
<td>PCS Reset</td>
<td>RX Only</td>
</tr>
</tbody>
</table>

*Figure 36 • Transceiver Configuration*
8.3 Transceiver Connections

This section describes the typical transceiver to CoreTSE connections in BASE-T and BASE-X design.

The following table lists the transceiver input and output port connections.

<table>
<thead>
<tr>
<th>Port Name</th>
<th>Input or Output</th>
<th>Connection Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>CTRL_CLK</td>
<td>Input</td>
<td>40 MHz clock for the enhanced receiver management logic</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Can be sourced from the on-chip 160 MHz RC oscillator through a clock divider.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>or</td>
</tr>
<tr>
<td></td>
<td></td>
<td>It can be connected to the output fabric clock of CCC.</td>
</tr>
<tr>
<td>CTRL_ARST_N</td>
<td>Input</td>
<td>Input signal to reset ERM. Drive this signal from the XCVR_INIT_DONE signal of the PF_INIT_MONITOR component.</td>
</tr>
<tr>
<td>CLKS_FROM_TX_PLL</td>
<td></td>
<td>XCVR transmit clock sourced from the TX PLL</td>
</tr>
<tr>
<td>LANE0_RXD_N</td>
<td></td>
<td>Differential receive input pads for receiving the Ethernet data</td>
</tr>
<tr>
<td>LANE0_RXD_P</td>
<td></td>
<td></td>
</tr>
<tr>
<td>LANE0_CDR_REF_CLK</td>
<td></td>
<td>125 MHz reference for clock and data recovery</td>
</tr>
<tr>
<td>LANE0_PCS_ARST_N</td>
<td></td>
<td>Asynchronous active-low reset signal used to reset the PCS module of XCVR lane</td>
</tr>
<tr>
<td>LANE0_PMA_ARST_N</td>
<td></td>
<td>Asynchronous active-low reset signal used to reset the PMA module of XCVR lane</td>
</tr>
<tr>
<td>LANE0_RX_DATA [9:0]</td>
<td></td>
<td>The 10-bit RX data from XCVR to CoreTSE:RCG [9:0]</td>
</tr>
<tr>
<td>LANE0_TXD_N</td>
<td></td>
<td>Differential transmit output pads</td>
</tr>
<tr>
<td>LANE0_TXD_P</td>
<td></td>
<td></td>
</tr>
<tr>
<td>LANE0_RX_CLK_R</td>
<td></td>
<td>Recovered regional receive clock from XCVR to the fabric logic and CoreTSE:TBI_RX_CLK</td>
</tr>
<tr>
<td>LANE0_TX_DATA [9:0]</td>
<td></td>
<td>The 10-bit TX data from CoreTSE:TCG [9:0] to XCVR</td>
</tr>
</tbody>
</table>

For other XCVR ports, see UG0677: PolarFire FPGA Transceiver User Guide.
This section lists the documents that provide more information about the IP cores used in the 1G loopback demo design and about PolarFire 1G Ethernet Solutions in general.

- For more information about PF_IOD_CDR_CCC and PF_IOD_CDR, see UG0686: PolarFire FPGA User I/O User Guide.
- For more information about CoreTSE, see HB0549: CoreTSE Handbook.
- For more information about PF_CCC, see UG0684: PolarFire FPGA Clocking Resources User Guide.
- For more information about PF_SRAM_AXI_AHBL, see UG0680: PolarFire FPGA Fabric User Guide.
- For more information about CoreAHBLite, see CoreAHBLite Handbook.
- For information about COREAHBTOAPB3, see COREAHBTOAPB3 Handbook.
- For more information about CoreAPB3, see CoreAPB3 Handbook.
- For more information about CoreUARTapb, see CoreUARTapb Handbook.
- For more information about CoreSPI, see HB0089: CoreSPI Handbook.
- For more information about PF_INIT_MONITOR, see UG0725: PolarFire FPGA Device Power-Up and Resets User Guide.
- For more information about MIV_RV32, see MIV_RV32 Handbook from the Libero SoC Catalog.
- For general information about PolarFire 1G Ethernet Solutions, see UG0687: PolarFire FPGA 1G Ethernet Solutions User Guide.
- For more information about the PolarFire Evaluation board, see UG0747: PolarFire FPGA Evaluation Kit User Guide.