

# Using NRBG Services in SmartFusion2 and IGLOO2 Devices - Libero SoC v11.7

## Table of Contents

Purpose . . . . .	1
Introduction . . . . .	2
References . . . . .	2
Design Requirements . . . . .	2
SmartFusion2 and IGLOO2 NRBG Block Overview . . . . .	3
Services in SmartFusion2 and IGLOO2 Devices . . . . .	6
Using NRBG Services . . . . .	6
Instantiate Service . . . . .	7
Design Description . . . . .	9
SmartFusion2 NRBG Design . . . . .	10
Hardware Implementation . . . . .	10
Software Implementation . . . . .	10
Running the Design . . . . .	11
IGLOO2 NRBG Design . . . . .	13
Hardware Implementation . . . . .	13
Running the Design . . . . .	13
Conclusion . . . . .	15
Appendix A: Design and Programming Files . . . . .	16
List of Changes . . . . .	17

## Purpose

This application note provides a design example for using the non-deterministic random bit generator (NRBG) block in the SmartFusion®2 system-on-chip (SoC) field programmable gate array (FPGA) and IGLOO®2 FPGA devices.

This application note also describes how to use various system services from microcontroller subsystem (MSS) using ARM® Cortex®-M3 processor and also with the fabric logic using CoreSySservices IP.

## Introduction

The security-enabled SmartFusion2 SoC FPGA and IGLOO2 FPGA devices include robust NRBG block. The NRBG block in SmartFusion2 and IGLOO2 is designed to be compliant with the NIST SP800-90, NIST SP800-22, and BIS AIS-31 standards with a 256-bit security encryption.

NRBG is used to generate random bit strings for various essential tasks, including the generation of the following:

- Secret or public keys
- Initialization vectors (for example, to use with various block-cipher encryption modes)
- Seeds for pseudo-random number generators
- Padding bits (for example, for RSA encrypted messages)
- Nonces (numbers used once)
- Non-cryptographic uses such as in gaming or Monte-Carlo scientific simulations

## References

The following are the references:

- [UG0331: SmartFusion2 Microcontroller Subsystem User Guide](#)
- [UG0450: SmartFusion2 SoC and IGLOO2 FPGA System Controller User Guide](#)
- [UG0541: SmartFusion2 SoC FPGA Evaluation Kit User Guide](#)
- [UG0448: IGLOO2 FPGA High Performance Memory Subsystem User Guide](#)
- [UG0478: IGLOO2 FPGA Evaluation Kit User Guide](#)

## Design Requirements

Table 1 lists the design requirements for SmartFusion2.

**Table 1 • SmartFusion2 Design Requirements**

Design Requirements	Description
<b>Hardware Requirements</b>	
SmartFusion2 Security Evaluation Kit (M2S090TS-EVAL-KIT) <ul style="list-style-type: none"> <li>• 12 V adapter (provided along with the kit)</li> <li>• FlashPro4 programmer (provided along with the kit)</li> <li>• M2S090TS-1FGG484</li> </ul>	Rev D or later
Host PC or Laptop	Any 64-bit Windows Operating System
<b>Software Requirements</b>	
Libero® System-on-Chip (SoC)	v11.7
SoftConsole	v3.4 SP1*
<i>Note:</i> *For this application note, SoftConsole v3.4 SP1 is used. For using SoftConsole v4.0, see <a href="#">TU0546: SoftConsole v4.0 and Libero SoC v11.7 Tutorial</a> .	

Table 2 lists the design requirements for IGLOO2.

**Table 2 • IGLOO2 Design Requirements**

Design Requirements	Description
<b>Hardware Requirements</b>	
IGLOO2 Evaluation Kit (M2GL090S-EVAL-KIT) <ul style="list-style-type: none"> <li>12 V adapter (provided along with the kit)</li> <li>FlashPro4 programmer (provided along with the kit)</li> <li>M2GL090TS-1FGG484*</li> </ul>	Rev D or later
Host PC or Laptop	Any 64-bit Windows Operating System
<b>Software Requirements</b>	
Libero SoC	v11.7
<i>Note:</i> * The IGLOO2 design uses the M2GL090TS-1FGG484 device in the IGLOO2 Evaluation Kit. However, the official IGLOO2 Evaluation Kit uses the M2GL010T-1FGG484 device. If you want to run the application note design in the M2GL010T-1FGG484 device, refer to the <b>KB5659</b> for migrating M2GL090TS-1FGG484 to M2GL010T-1FGG484.	

## SmartFusion2 and IGLOO2 NRBG Block Overview

The NRBG block in SmartFusion2 and IGLOO2 has the following two main components:


- A true random entropy source
- A deterministic random bit generator (DRBG), sometimes called a pseudo-random number generator (PRNG)

The entropy source is used to seed DRBG, which can generate many pseudo-random output bits from one seed. The NRBG block in SmartFusion2/IGLOO2 supports all commands defined in NIST SP800-90, such as creating an instantiation, generating random bits, and reseeding. They are supported at a design security strength of 256-bit. Up to 1024 random bits can be returned per call to an instantiation.

The NRBG services are used for design security purposes by the system controller, for example to generate nonces required in the various design security protocols, or to generate ephemeral design-security keys. You can additionally create up to two NRBG instantiations for any purpose, such as for data security end-applications.

**Note:** Access to the NRBG system services is only available on S version of the devices such as M2S090TS and M2GL090TS.

Figure 1 shows the NRBG block in the SmartFusion2 and IGLOO2 devices.




**Figure 1 • NRBG Block in SmartFusion2 / IGLOO2**

The primary entropy source is ring-oscillator based, as shown in Figure 1. It supplies 384 true-random bits having full entropy to DRBG, on instantiation and whenever DRBG is reseeded. Additional entropy is used in generating a 384-bit nonce, which is supplied as additional seed material when DRBG is first instantiated. In all devices, there is a minimum of 256-bit of additional entropy added to the nonce generation, which also uses 256-bit from the primary entropy source to randomize it for each new instantiation. For devices having the SRAM-PUF feature, the additional entropy is supplemented with another 256-bit (making a total of 512-bit additional entropy), and the nonce length is increased by 256-bit from 384-bit to 640-bit. You have the option of supplying up to 128 bytes of additional input with each call to the `Generate()` function.

Figure 2 on page 5 shows the system controller block in the SmartFusion2 device. The NRBG block resides in the system controller and accesses via the communication block (COMM\_BLK). There are the following two COMM\_BLK instances:


- One in the MSS that the user interfaces with
- One that communicates with the first one, which is located in the system controller

The COMM\_BLK consists an APB interface, an eight byte transmit-FIFO, and an eight byte receive-FIFO. It provides a bidirectional message passing facility between MSS and the system controller. System services are initiated by the user using the COMM\_BLK interface attached to the MSS, which can be read or written to by any master on AHB bus matrix; typically either the Cortex-M3 processor or a design in the FPGA fabric. The system controller then uses the SII Master, which is an MSS bus master controlled by the system controller, to get the additional details and options of the NRBG services at an address supplied in the original COMM-BLK command, pointing where this structured data is stored in memory by the user before invoking the command. On the completion of the requested service, system controller returns a status message via the COMM\_BLK. Depending on the command, there might be other data and repercussions generated as a result of running the command.



**Figure 2 • System Controller Interface to the MSS Block in the SmartFusion2 Device**

Figure 3 shows the system controller block in the IGLOO2 device. The architecture is similar to that in SmartFusion2, except that the COMM\_BLK in system controller communicates with COMM\_BLK in high performance memory subsystem (HPMS). A fabric master is required to use the NRBG services. Microsemi provides the CoreSysService Directcore IP with a simple user interface to use various NRBG system services.



**Figure 3 • System Controller Interface to the HPMS Block in IGLOO2**

Refer to the [UG0450: SmartFusion2 SoC and IGLOO2 FPGA System Controller User Guide](#) for more information on system controller. Refer Communication Block chapter in the [UG0331: SmartFusion2 Microcontroller Subsystem User Guide](#) and [UG0448: IGLOO2 FPGA High Performance Memory Subsystem User Guide](#) for more information on COMM\_BLK.

## Services in SmartFusion2 and IGLOO2 Devices

The NRBG block can provide random number services for data security in select models of the SmartFusion2 and IGLOO2 devices. These are designated by an **S** in the model number following the capacity indicator, as described in the Ordering Information section of the product brief. The random number services, also known as NRBG services, supported by the SmartFusion2 and IGLOO2 NRBG block are briefly described in "Using NRBG Services" section on page 6. Refer to the [UG0450: SmartFusion2 SoC and IGLOO2 FPGA System Controller User Guide](#) for more information on NRBG Services.

- **Self Test:** This service invokes all DRBG health tests. If any health test fails, a fatal error is entered; otherwise the state of DRBG and all instantiations are not affected. The fatal error can only be removed by a device reset or user invocation of the NRBG reset service.
- **Instantiate:** This service instantiates DRBG with an optional personalization string. The personalization string must be in the range 0-128 bytes, inclusive. An error is returned from DRBG if this field is out of range.
- **Generate:** This service generates a random bit sequence up to 128 bytes long. An error is returned from DRBG if this field is out of range.
- **Reseed:** This service is used to force a Reseed operation. NIST recommendation (SP800-90A) is that DRBG must be reseeded every  $2^{48}$  generate requests.
- **Uninstantiate:** This operation removes a previously instantiated DRBG and releases the associated memory resources for later use by a new instantiation. The working state of the DRBG instantiation is zeroized before the release.
- **Reset:** This operation removes all DRBG instantiations and resets the DRBG. This service is the only mechanism to recover from a catastrophic DRBG error without physically resetting the device. All active instantiations are automatically purged.

## Using NRBG Services

In the SmartFusion2 device, the NRBG services can be accessed using the `mss_sys_services` driver. Also, you can use CoreSysServices IP to run various NRBG services in the system controller via COMM\_BLK in the MSS. In IGLOO2, you can do the same and use CoreSysServices IP to run various NRBG services in the system controller via COMM\_BLK in the HPMS.

The steps for running the various NRBG services are similar. However, you must run the NRBG Instantiate service before running the NRBG services. The following section describe the Instantiate service. However, you must use the `mss_sys_services` driver or CoreSysServices IP to run any NRBG system service.

## Instantiate Service

The following procedure describes the steps for using the Instantiate service:

1. Set up the DRBGINSTATIATE descriptor in the user memory space (for example, eSRAM address 0x20001000) as shown in Table 3, containing two 4-byte words:
  - a. Write PER\_STRING\_PTR (pointer to RBG personalization string, for example, 0x20002000) to eSRAM address 0x20001000: write 0x20002000 to eSRAM address 0x20001000.
  - b. Write PER\_STRING\_LENGTH, DRBGHANDLE to eSRAM address 0x20001004. For example: write 0x00000004 (length of personalization string = 4 bytes) to eSRAM address 0x20001004.

**Table 3 • DRBGINSTATIATE Structure**

Offset	Length (Bytes)	Field	Description
0	4	PER_STRING_PTR	Pointer to RBG personalization string
4	1	PER_STRING_LENGTH	Length of personalization string in bytes. Length must be in the range of 0-128 bytes inclusive.
5	1	RESERVED	Reserved
6	1	DRBGHANDLE	Returned DRBG handle

- c. Write PER\_STRING value to PER\_STRING\_PTR address defined in Step1. write 0x00000000 (PER\_STRING) to eSRAM address 0x20002000.
2. Enable the COMBLK\_INTR interrupt from the COMM\_BLK block to fabric by enabling COMBLK\_INTR\_ENBL bit (bit 29) in INTERRUPT\_ENABLE0 register at address 0x40006000: write 0x20000000 to address 0x40006000.
3. Setup the registers in the COMM\_BLK and send the command.
  - a. Enable the COM\_BLK by writing 1 to ENABLE bit of COMM\_BLK CTRL register: write 0x00000010 to address 0x40016000.
  - b. Enable TXTOKAY interrupt (TXT FIFO non full) in COMM\_BLK by writing 1 to TXTOKAY bit of Interrupt Enable register: write 0x00000001 to address 0x40016008.
  - c. Wait for COM\_BLK\_IN interrupt.
  - d. Read COMM\_BLK Status register (0x40016004) and check for TXTOKAY to be set. If set, proceed to the next step.
  - e. Send the command via the COMM\_BLK FRAME\_START8 register (0x40016018): write 0x29 to 0x40016018.

Table 4 shows the NRBG services commands.

**Table 4 • NRBG Services Commands**

Non-Deterministic Random Bit Generator Services	Decimal	Hex
Self Test Service	40	0x28
Instantiate Service	41	0x29
Generate Service	42	0x2A
Reseed Service	43	0x2B
Uninstantiate Service	44	0x2C
Reset Service	45	0x2D

- f. Wait for COM\_BLK\_IN interrupt.
  - g. Read COMM\_BLK Status register (address 0x40016004) and check for TXTOKAY to be set. If set, proceed to next step.
  - h. Set Transmit FIFO in word (32-bit) mode using CONTROL register (0x40016000): write 0x00000014 to address 0x40016000.



- i. Send the DRBGINSTATIATE descriptor address via the DATA32 register (address 0x40016014): write 0x20001000 to address 0x40016014.
  - j. Enable COMMAND interrupt (receive FIFO has the command marker set) in COMM\_BLK by writing 1 to COMMAND bit of Interrupt Enable register: write 0x00000080 to address 0x40016008.
  - k. Wait for COM\_BLK\_IN interrupt.
  - l. Set receive FIFO in byte (8-bit) mode using CONTROL register (0x40016000): write 0x00000010 to address 0x40016000.
- system controller uses the command and DRBGINSTATIATE descriptor address, and executes the DRBG instantiate service. It sends the response to COMM\_BLK receive FIFO.
4. Check the RCVOKAY bit in the COMM\_BLK STATUS register. Read bit 7 of the STATUS register (address 0x40016004) in the COMM\_BLK. A value of 1 indicates that the command is executed.
  5. Check the command, status code, and DRBGINSTATIATE descriptor pointer in the COMM\_BLK STATUS register.
    - a. Read the Command Byte register (address 0x40016018) of the COMM\_BLK.
    - b. Enable RCVOKAY (receive FIFO non empty) in COMM\_BLK by writing 1 to RCVOKAY bit of Interrupt Enable register: write 0x00000002 to address 0x40016008.
    - c. Wait for COM\_BLK\_IN interrupt.
    - d. Read COMM\_BLK Status register (address 0x40016004) and check for RCVOKAY to be set. If set, proceed to next step.
    - e. Read Byte Data register (address 0x40016010) and check the command (1<sup>st</sup> byte) and status code (2<sup>nd</sup> byte).
    - f. Set receive FIFO in word (32-bit) mode using CONTROL register (0x40016000): write 0x00000018 to address 0x40016000.
    - g. Wait for COM\_BLK\_IN interrupt.
    - h. Read COMM\_BLK Status register (address 0x40016004) and check for COMMAND and RCVOKAY to be set. If set, proceed to next step.
    - i. Read Word Data register (address 0x40016014) and check the DRBGINSTATIATE descriptor address.
  6. Read the DRBGHANDLE value from COMM\_BLK. Read the eSRAM address second byte location (0x20001000) to read DRBGHANDLE.

**Table 5 • DRBG Generate Service Response**


Offset	Length (Bytes)	Field	Description
0	1	CMD = 41	Command
1	1	STATUS	Command status
2	4	DRBGINSTATIATEPTR	Pointer to DRBGINSTATIATE structure



**Table 6 • NRBG Service Response Status Codes**

Status Code	Description
0x00	Successful completion (DRBGHANDLE is valid)
0x01	Catastrophic error
0x02	Maximum instantiations exceeded
0x03	Invalid handle
0x04	Generate request too big
0x05	Maximum length of additional data exceeded
0x7F	HRESP error occurred during MSS/HPMS transfer
0xFE	Service disabled by factory security
0xFF	Service disabled by user security

Figure 4 shows the NRBG instantiate service data flow diagram in the SmartFusion2 devices.



**Figure 4 • NRBG Instantiate Service Data Flow Diagram in SmartFusion2 Devices**

Use similar steps for other services.

**Note:** When using a SmartFusion2 device, use system services driver in the [Firmware Catalog](#) of the Libero software to perform various services rather than going via these complex steps. Similarly, in the IGLOO2 device use [CoreSysServices](#) IP to use these NRBG services rather than writing your own complex state machine.

## Design Description


This design demonstrates using the NRBG services in SmartFusion2 and IGLOO2 devices to generate random bits and also runs various NRBG services. The SmartFusion2 design is implemented on M2S090TS-EVAL-KIT using the M2S090TS-1FGG484 device. The IGLOO2 design is implemented on IGLOO2 Evaluation Kit board using the M2GL090TS-1FGG484 device.

## SmartFusion2 NRBG Design

The design consists a System Builder block and a counter. The System Builder block includes the MSS and the clocking input. The fabric PLL provides the base clock for the MSS. The system services are run using various C routines in MSS, refer to [Figure 5](#). The universal asynchronous receiver/transmitter (UART0) in the MSS is used to display the random number and to run other functions.

### Hardware Implementation

[Figure 5](#) shows the block diagram of the SmartFusion2 NRBG design example. The MMUART\_0 signals are routed via the FPGA fabric for communicating with the serial terminal program.



**Figure 5 • Block Diagram of SmartFusion2 NRBG Design Example**

### Software Implementation

The design example performs the following operations:

- Initializes the System Controller Enable
- Initializes MMUART\_0
- Performs various DRBG functions:
  - Generates a random bit string
  - Releases the DRBG instantiation
  - Runs self-test on the DRBG
  - Resets DRBG functions
  - Creates (reserves) a DRBG instantiation

#### **generate\_random\_bits()**

Generates a random-bit sequence. Enables to request a random bit string up to 1024-bit per word and a count of random words of a specified length. For example, it enables to generate 2000 words having 512 random bits in each.

#### **release\_drbg\_service()**

Removes a previously instantiated DRBG and releases the associated memory resources for later use by a new instantiation. The working state of the DRBG instantiation is zeroized before the release.

#### **self\_test\_service()**

Invokes all DRBG health tests. If any health test fails, a fatal error condition is served. It requires a device reset to recover from the error.

#### **reset\_drbg\_service()**

Removes all DRBG instantiations and resets the DRBG. It is the only mechanism to recover from a catastrophic DRBG error without physically resetting the device.

#### **reserve\_drbg\_service()**

Instantiates a DRBG instance. A maximum of two concurrent user instances are available.

### reseed\_service()

Forces a reseed operation.

**Note:** A DRBG reseed service occurs automatically if the prediction resistance flag is set in the generate data structure used with the Generate command.

## Running the Design

The following procedure describes running the design on the SmartFusion2 Security Evaluation Kit (M2S090TS-EVAL-KIT) using the M2S090TS-1FGG484 device.

1. Connect the power supply to the SmartFusion2 Security Evaluation Kit (M2S090TS-EVAL-KIT) board.
2. Plug the FlashPro4 ribbon cable into JTAG Programming Header on the SmartFusion2 Security Evaluation Kit (M2S090TS-EVAL-KIT) board.
3. Program the M2S090TS-1FGG484 device with the provided STAPL file (refer to "[Appendix A: Design and Programming Files](#)" on page 16) using FlashPro4.
4. Connect the host PC to the J24 connector in SmartFusion2 Security Evaluation Kit (M2S090TS-EVAL-KIT) using the USB min-B cable.
5. Invoke the SoftConsole project and launch the debugger.
6. Start a HyperTerminal session with 57600 baud rate, 8 data bits, 1 stop bit, no parity, and no flow control. If the computer does not have the HyperTerminal program, any free serial terminal emulation program such as PuTTY or TeraTerm can be used. Refer to the [Configuring Serial Terminal Emulation Programs Tutorial](#) for configuring HyperTerminal, TeraTerm, or PuTTY.
7. Run the debugger in SoftConsole. The HyperTerminal window shows various options to run the DRBG functions.




Figure 6 • M2S090TS-EVAL-KIT Board

Following is the code of the design example:

```
*****
*****SmartFusion2 Random Bit Generator System Services Example *****
*****
This example project exercises the random bit generator system services.
-----

DRBG reserve successful.
DRBG self test successful.
Press "1" to generate random numbers.
1
Number of random bytes to generate (1 to 128): 4
Total number of random number to generate (1 to 50000): 4
-----

DRBG values are:
-----

9bcfab7
31e85202
23f5a1c9
e931f40b

DRBG generate successful:
Press "1" to generate random numbers.
Press "2" to release DRBG.
Press "3" to run self test on DRBG.
Press "4" to reset DRBG.
Press "5" to reserve DRBG.
Press "6" to reseed DRBG.
2
DRBG release successful.
Press "1" to generate random numbers.
Press "2" to release DRBG.
Press "3" to run self test on DRBG.
Press "4" to reset DRBG.
Press "5" to reserve DRBG.
Press "6" to reseed DRBG.
3
DRBG self test successful.
Press "1" to generate random numbers.
Press "2" to release DRBG.
Press "3" to run self test on DRBG.
Press "4" to reset DRBG.
Press "5" to reserve DRBG.
Press "6" to reseed DRBG.
4
DRBG reset successful.
Press "1" to generate random numbers.
Press "2" to release DRBG.
Press "3" to run self test on DRBG.
Press "4" to reset DRBG.
Press "5" to reserve DRBG.
Press "6" to reseed DRBG.
5
DRBG reserve successful.
Press "1" to generate random numbers.
Press "2" to release DRBG.
Press "3" to run self test on DRBG.
Press "4" to reset DRBG.
Press "5" to reserve DRBG.
Press "6" to reseed DRBG.
```


## IGLOO2 NRBG Design

This design example consists the IGLOO2 HPMS, on-chip 50 MHz RC oscillator, Fabric CCC, CoreSysServices IP, CoreRESET, CoreABC, CoreUART\_apb, fabric state machine to control block CoreSysServices IP, and an APB data block to capture NRBG data.

### Hardware Implementation

The 50 MHz RC oscillator is used as the main clock. It is used with CCC to provide a 100 MHz reference clock to the HPMS. The 100 MHz clock is also used as the main clock for the fabric blocks. The HPMS is configured to use CoreRESETP and to generate reset signals for all the blocks. The CoreSysServices IP is configured to use the NRBG services. It sends various DRBG commands to the system controller via COMM\_BLK block in the HPMS. The fabric SysService state control logic controls the sequence of system service commands and captures the NRBG data from CoreSysServices IP. The APB data block captures the NRBG data values and converts the Hex data to ASCII Hex data to display in the correct format to the HyperTerminal. The CoreABC program controls initiating SysService state control logic and displaying the data via CoreUART\_apb. The fabric logic also consists a counter block to display the counter value via LEDs to indicate that the design is up and running.

Figure 7 shows the block diagram of the design example.




**Figure 7 • System Service State Machine Block Diagram**

### Running the Design

The following procedure describes running the design example in the IGLOO2 Evaluation Kit board using the M2GL090TS-1FGG484 device:


1. Plug the FlashPro4 ribbon cable into connector J5 (JTAG Programming Header) on the IGLOO2 Evaluation Kit board.
2. Connect the mini USB cable between the FlashPro4 and the USB port of the PC.
3. Connect the host PC to the J24 connector in IGLOO2 Evaluation Kit using the USB min-B cable. Ensure that the USB to UART bridge drivers are automatically detected (can be verified in the

- Device Manager). If USB to UART bridge drivers are not installed, download and install the drivers from [www.microsemi.com/soc/documents/CDM\\_2.08.24\\_WHQL\\_Certified.zip](http://www.microsemi.com/soc/documents/CDM_2.08.24_WHQL_Certified.zip).
4. Start a HyperTerminal session with 57600 baud rate, 8 data bits, 1 stop bit, no parity, and no flow control. If the computer does not have the HyperTerminal program, any free serial terminal emulation program such as PuTTY or TeraTerm can be used. Refer to the [Configuring Serial Terminal Emulation Programs Tutorial](#) for configuring HyperTerminal, TeraTerm, or PuTTY.
  5. Program the IGLOO2 Evaluation Kit board with the provided STAPL file using FlashPro4. Refer to "Appendix A: Design and Programming Files" on page 16 for more information.



**Figure 8 • IGLOO2 Evaluation Kit Board**

After programming, HyperTerminal displays a message to run the NRBG system services. Select the required option to run NRBG generate and self-test services, as shown in [Figure 9](#).



**Figure 9 • TeraTerm Window Showing IGLOO2 NRBG Design Result**



## Conclusion

The SmartFusion2 and IGLOO2 devices include a robust NRBG service. The NRBG service is designed to be compliant with the NIST SP800-90, NIST SP800-22, and BIS AIS-31 standards, including all required health monitors. The DRBG incorporates DPA countermeasures for added security. This application note describes how to use various system services from MSS using the Cortex-M3 processor program and also with fabric logic using CoreSySservices IP.

Superseded



## Appendix A: Design and Programming Files

Download the SmartFusion2 design files from the Microsemi Corporation website:

[http://soc.microsemi.com/download/rsc/?f=m2s\\_ac407\\_using\\_nrbg\\_services\\_liberov11p7\\_df](http://soc.microsemi.com/download/rsc/?f=m2s_ac407_using_nrbg_services_liberov11p7_df)

The design files consist a Libero Verilog, SoftConsole software project, and programming files (\*.stp) for the M2S090TS-EVAL-KIT. Refer to the `Readme.txt` file included in the design files for the directory structure and description.

Download the IGLOO2 design files from the Microsemi Corporation website:

[http://soc.microsemi.com/download/rsc/?f=m2gl\\_ac407\\_using\\_nrbg\\_services\\_liberov11p7\\_df](http://soc.microsemi.com/download/rsc/?f=m2gl_ac407_using_nrbg_services_liberov11p7_df)

The design files consist a Libero Verilog project and programming files (\*.stp) for the IGLOO2 Evaluation Kit. Refer to the `Readme.txt` file included in the design files for the directory structure and description.

Superseded

## List of Changes

The following table shows the important changes made in this document for each revision.

Revision	Changes	Page
Revision 5 (April 2016)	Updated the document for Libero v11.7 software release (SAR 76153).	NA
Revision 4 (October 2015)	Updated the document for Libero v11.6 software release (SAR 71460).	NA
Revision 3 (February 2015)	Updated the document for Libero v11.5 software release (SAR 64230).	NA
Revision 2 (October 2014)	Updated the document for Libero v11.4 (SAR 61023).	NA
	Updates made to maintain the style and consistency of the document.	NA
Revision 1 (April 2014)	Updated the document for Libero v11.3 (SAR 56594).	NA
	Removed separate programming file links in " <a href="#">Appendix A: Design and Programming Files</a> " section as these are part of the design file links now.	16
Revision 0 (November 2013)	Initial release.	NA



**Microsemi Corporate Headquarters**  
One Enterprise, Aliso Viejo,  
CA 92656 USA

**Within the USA:** +1 (800) 713-4113  
**Outside the USA:** +1 (949) 380-6100  
**Sales:** +1 (949) 380-6136  
**Fax:** +1 (949) 215-4996

**E-mail:** [sales.support@microsemi.com](mailto:sales.support@microsemi.com)

© 2016 Microsemi Corporation. All rights reserved. Microsemi and the Microsemi logo are trademarks of Microsemi Corporation. All other trademarks and service marks are the property of their respective owners.

Microsemi Corporation (Nasdaq: MSCC) offers a comprehensive portfolio of semiconductor and system solutions for communications, defense & security, aerospace and industrial markets. Products include high-performance and radiation-hardened analog mixed-signal integrated circuits, FPGAs, SoCs and ASICs; power management products; timing and synchronization devices and precise time solutions, setting the world's standard for time; voice processing devices; RF solutions; discrete components; enterprise storage and communication solutions; security technologies and scalable anti-tamper products; Ethernet solutions; Power-over-Ethernet ICs and midspans; as well as custom design capabilities and services. Microsemi is headquartered in Aliso Viejo, Calif., and has approximately 4,800 employees globally. Learn more at [www.microsemi.com](http://www.microsemi.com).

Microsemi makes no warranty, representation, or guarantee regarding the information contained herein or the suitability of its products and services for any particular purpose, nor does Microsemi assume any liability whatsoever arising out of the application or use of any product or circuit. The products sold hereunder and any other products sold by Microsemi have been subject to limited testing and should not be used in conjunction with mission-critical equipment or applications. Any performance specifications are believed to be reliable but are not verified, and Buyer must conduct and complete all performance and other testing of the products, alone and together with, or installed in, any end-products. Buyer shall not rely on any data and performance specifications or parameters provided by Microsemi. It is the Buyer's responsibility to independently determine suitability of any products and to test and verify the same. The information provided by Microsemi hereunder is provided "as is, where is" and with all faults, and the entire risk associated with such information is entirely with the Buyer. Microsemi does not grant, explicitly or implicitly, to any party any patent rights, licenses, or any other IP rights, whether with regard to such information itself or anything described by such information. Information provided in this document is proprietary to Microsemi, and Microsemi reserves the right to make any changes to the information in this document or to any products and services at any time without notice.