
SmartTime Static Timing Analyzer for Libero SoC v11.8 in the Enhanced Constraint Flow SmartFusion2, IGLOO2, and RTG4

User Guide

NOTE: PDF files are intended to be viewed on the printed page; links and cross-references in this PDF file may point to external files and generate an error when clicked. View the online help included with software to enable all linked content.







About Microsemi

Microsemi Corporation (Nasdaq: MSCC) offers a comprehensive portfolio of semiconductor and system solutions for aerospace & defense, communications, data center and industrial markets. Products include high-performance and radiation-hardened analog mixed-signal integrated circuits, FPGAs, SoCs and ASICs; power management products; timing and synchronization devices and precise time solutions, setting the world's standard for time; voice processing devices; RF solutions; discrete components; enterprise storage and communication solutions; security technologies and scalable anti-tamper products; Ethernet solutions; Power-over-Ethernet ICs and midspans; as well as custom design capabilities and services. Microsemi is headquartered in Aliso Viejo, California, and has approximately 4,800 employees globally. Learn more at www.microsemi.com.

5-02-00560-5/01.17



Microsemi Corporate Headquarters One Enterprise, Aliso Viejo, CA 92656 USA Within the USA: +1 (800) 713-4113 Outside the USA: +1 (949) 380-6100 Fax: +1 (949) 215-4996 Email: sales.support@microsemi.com www.microsemi.com

©2017 Microsemi Corporation. All rights reserved. Microsemi and the Microsemi logo are registered trademarks of Microsemi Corporation. All other trademarks and service marks are the property of their respective owners.



Table of Contents

SmartTime Timing Analyzer	11
Advanced Timing Analysis	23
Generating Timing Reports	28
Timing Concepts	
Dialog Boxes	71
Data Change History - SmartTime	90
Tcl Commands	91
Glossary	



About SmartTime (Enhanced Constraint Flow)

SmartTime is the Libero SoC gate-level static timing analysis tool. With SmartTime, you can perform complete timing analysis of your design to ensure that you meet all timing constraints and that your design operates at the desired speed with the right amount of margin across all operating conditions.

Note: SmartTime in the Enhanced Constraint Flow has changed. Creation and Editing of timing constraints are now handled in a separate Timing Constraints Editor. See the <u>Timing Constraints Editor</u> for help with creating and editing timing constraints in the Enhanced Constraints Flow.

Static Timing Analysis (STA)

Static timing analysis (STA) offers an efficient technique for identifying timing violations in your design and ensuring that it meets all your timing requirements. You can communicate timing requirements and timing exceptions to the system by setting timing constraints. A static timing analysis tool will then check and report setup and hold violations as well as violations on specific path requirements.

STA is particularly well suited for traditional synchronous designs. The main advantage of STA is that unlike dynamic simulation, it does not require input vectors. It covers all possible paths in the design and does all the above with relatively low run-time requirements.

The major disadvantage of STA is that the STA tools do not automatically detect false paths in their algorithms as it reports all possible paths, including false paths, in the design. False paths are timing paths in the design that do not propagate a signal. To get a true and useful timing analysis, you need to identify those false paths, if any, as false path constraints to the STA tool and exclude them from timing considerations.

The SmartTime user interface provides efficient, user-friendly ways to define these critical false paths.

Timing Constraints

SmartTime supports a range of timing constraints to provide useful analysis and efficient timing-driven layout.

Timing Analysis

SmartTime provides a selection of analysis types that enable you to:

- Find the minimum clock period/highest frequency that does not result in a timing violations
- Identify paths with timing violations
- · Analyze delays of paths that have no timing constraints
- · Perform inter-clock domain timing verification
- · Perform maximum and minimum delay analysis for setup and hold checks

To improve the accuracy of the results, SmartTime evaluates clock skew during timing analysis by individually computing clock insertion delays for each register.

SmartTime checks the timing requirements for violations while evaluating timing exceptions (such as multicycle or false paths).

SmartTime and Place and Route

Because Libero SoC Place and Route uses SmartTime STA during timing-driven place-and-route in the background; your analysis and place and route constraints are always consistent.

SmartTime and Timing Reports

From SmartTime > Tools > Reports, the following report files can be generated:

- Timing Report (for both Max and Min Delay Analysis)
- Timing Violations Report (for both Max and Min Delay Analysis)
- Bottleneck Report
- Constraints Coverage Report
- Combinational Loop Report



SmartTime and Cross-Probing into Chip Planner

From SmartTime, you can select a design object and cross-probe the same design object in Chip Planner. Design objects that can be cross-probed from SmartTime to Chip Planner include:

- Ports
- Macros
- Timing Paths

SmartTime and Cross-Probing into Constraints Editor

From SmartTime, you can cross-probe into the Constraints Editor. Select a Timing Path in SmartTime's Analysis View and add a Timing Exception Constraint (False Path, Multicycle Path, Max Delay, Min Delay). The Constraint Editor reflects the newly added timing exception constraint.

The Constraints Editor must be running for Cross-Probing to work.

See Also

Starting and Closing SmartTime Components of SmartTime Timing Analyzer Changing SmartTime Preferences

Design Flows with SmartTime

You can access SmartTime in Libero SoC either implicitly or explicitly during the following phases of design implementation:

- During Place and Route When you select timing-driven place-and-route, SmartTime runs in the background to provide accurate timing information.
- After Place and Route Run SmartTime to perform post-layout timing analysis and adjust timing constraints. In the Libero SoC Design Flow window, expand Implement Design > Verify Post-Layout Implementation. You can:
 - Double-click Verify Timing to generate Timing Reports.
 - Right-click **Open SmartTime > Open Interactively** to run SmartTime.
- During Back-Annotation SmartTime runs in the background to generate the SDF file for timing simulation.

You can also run SmartTime whenever you need to generate timing reports, regardless of which design implementation phase you are in.

See <u>Libero SoC for Enhanced Constraint Flow</u> for more information about Place and Route and Back-Annotation.

Starting and Closing SmartTime - SmartFusion2, IGLOO2, RTG4

You must have completed Place and Route for your design before using SmartTime interactively. If your design has not yet been placed-and-routed, Libero SoC will complete that phase prior to starting SmartTime. To open SmartTime interactively, in **Implement Design > Verify Post Layout Implementation** right-click **Open SmartTime > Open Interactively**.

SmartTime reads your design and displays post- or pre-layout timing information.

To close SmartTime, from the File menu, choose Exit.

SmartTime Components

• The Maximum Delay Analysis View 🚵 and the Minimum Delay Analysis View 🔊 enable you to analyze your design



With SmartTime, you can:

- Browse through your design's various clock domains to examine the timing paths and identify those that violate your timing requirements
- Create customizable timing reports
- Navigate directly to the paths responsible for violating your timing requirements

Setting SmartTime Options - SmartFusion2, IGLOO2, RTG4

You can modify SmartTime options for timing analysis by using the <u>SmartTime Options</u> dialog box.

To set SmartTime options:

- 1. From the SmartTime Maximum/Minimum Delay Analysis View window, choose **Tools> Options**. The **SmartTime Options** dialog box has three categories: **General**, **Analysis** and **Advanced**.
- 2. In the **General** category, select the settings for the operating conditions. SmartTime performs maximum or minimum delay analysis based on the Best, Typical, or Worst case.
- 3. Check or uncheck whether you want SmartTime to use inter-clock domains in calculations for timing analysis.
- 4. Click **Restore Defaults** only if you want the settings in the General pane to revert to their default settings.
- 5. Click Analysis to display the options you can modify in the Analysis view.
- 6. Enter a number greater than 1 to specify the maximum number of paths to include in a path set during timing analysis.
- 7. Check or uncheck whether to filter the paths by slack value. If you check this box, you must then specify the slack range between minimum slack and maximum slack.
- 8. Check or uncheck whether to include clock network details.
- 9. Enter a number greater than 1 to specify the number of parallel paths in the expanded path.
- 10. Click **Restore Defaults** only if you want the settings in the Analysis View pane to revert to their default settings.
- 11. Click Advanced to display advanced options.
- 12. Check or uncheck whether to use loopback in bidirectional buffers (bibufs) and/or break paths at asynchronous pins. Check or uncheck whether to disable non-unate arcs in the clock path.
- 13. Click **Restore Defaults** only if you want the settings in the Advanced pane to revert to their default settings.
- 14. Click OK.



SmartTime Options	2 🔜	×
Option Categories Select a category: General Analysis Advanced	General Operating Conditions Perform maximum delay analysis based on WORST case Perform minimum delay analysis based on BEST case Clock Domains Include inter-clock domains in calculations for timing analysis. Include recovery and removal checks.	
Help	Restore Defaults OK Cancel]

Figure 1 \cdot SmartTime Options Dialog Box – General Options

Option Categories	Analysis View	
 Select a category: General 	Display of Paths	
Analysis	Limit the number of paths shown in a path set to:	100
Advanced	Linic the number of paths shown in a path set to:	100
	Filter the paths by slack value	
	Slack range from: ns to:	ns
	$\overline{\left \mathcal{C} \right }$ Show dock network details in expanded path	
	Limit the number of parallel paths in expanded path to:	1
		Restore Defaults

Figure 2 · SmartTime Options Dialog Box – Analysis Options



Option Categories	Advanced	
 Select a category: General Analysis Advanced 	Special Situtations Use loopback in bi-directional buffers(bibufs) Break paths at asynchronous pins Disable non-unate arcs in dock network Scenarios Use this scenario for timing analysis : Use this scenario for timing-driven place-and-route:	Primary • Primary •
	Use this scenario for timing-driven place-and-route:	Primary
		Restore Defaults

Figure 3 · SmartTime Options Dialog Box – Advanced Options

See Also

SmartTime Options Dialog Box

SmartTime Toolbar

The SmartTime toolbar contains commands for constraining or analyzing designs. Tool tips are available for each button.

Icon	Description
8	Commits the changes
a	Prints the contents of the constraints editor
	Copies data to the clipboard
	Pastes data from the clipboard
	Modifies the selected object from the constraints editor
×	Deletes the selected object from the constraints editor
2	Undoes previous changes
<u>C</u>	Redoes previous changes

Table 1	 SmartTime 	Toolbar



lcon	Description					
\geq	Opens the maximum delay analysis view					
	Opens the minimum delay analysis view					
<u>@</u>	Opens the manage clock domains manager					
×	Opens the path set manager					
2	Recalculates all					

SmartTime Timing Analyzer

The SmartTime Timing Analyzer is an interactive Static Timing Analysis tool. Click Open SmartTime in the Design Flow Window to invoke the SmartTime Timing Analyzer (**Design Flow Window > Open SmartTime > Open Interactively**).



SmartTime Timing Analyzer

Components of the SmartTime Timing Analyzer

Use the SmartTime Timing Analyzer to visualize and identify timing issues in your design for the selected scenario. In this view, you can evaluate how far you are from meeting your timing requirements, create custom sets to track, set timing exceptions to obtain timing closure, and cross-probe paths with other tools.

The timing analysis view includes:

Domain Browsor

- Domain Browser: Enables you to perform your timing analysis on a per domain basis.
- Path List: Displays paths in a specific set in a given domain sorted by slack.
- Path Details: Displays detailed timing analysis of a selected path in the paths list.
- Analysis View Filter: Enables you to filter the content of the paths list.

Dath List

• Path Slack Histogram: When a set is selected in the Domain Browser, the Path Slack Histogram displays a distribution of the path slacks for that set. Selecting one or multiple bars in the Path Slack Histogram filters the paths displayed in the Path List.

You can copy, change the resolution and the number of bars of the chart from the right-click menu.

	aximum Delay Analysis V	iew								Ē	
C	2	From	*			То	*				
	AX Summary Datasheety		,				Apply	Filter	Store Filte	r Res	et Filter
E	🗆 🗡 💮 CLK8M		Source Pin		Sink Pin	Delay (ns)	Slack	Arrival (ns)	Required (ns)	Setup (ns)	Minii Perio
	 Register to Regi 	1 U	_SBI/U3/rwra:CLK	U_S	BI/U3/WR:D	5.658	53.655	7.916	61.571	0.668	
	External Setup Clock to Output	2 U,	TOPM031/U_CORE/c 2[2]:CLK	^{con} U_S	BI/U4/bram_a[12]:D	48.407	70.731	50.722	121.453	0.867	
		3 U,	_TOPM031/U_CORE/c 2[2]:CLK	^{con} V_S	BI/U4/bram_a[1]:D	47.470	71.611	49.785	121.396	0.867	
	Asynchronous to Re	4 U,	TOPM031/U_CORE/ 1[3]:CLK	^{con} U_S	BI/U4/bram_a[12]:D	47.412	71.726	49.727	121.453	0.867	
	× Register to Regi.	5 U,	TOPM031/U_CORE/c 2[2]:CLK	on U_S	BI/U4/bram_a[14]:D	47.183	71.910	49.498	121.408	0.867	
	Enternal Colum	6 U,	TOPM031/U_CORE/0 0_0[2]:CLK	^{con} U_S	BI/U4/bram_a(12):D	47.269	71.915	49.538	121.453	0.867	
	110	<									>
	90-	E F	etails for path rom: U_SBI/U3/rwra o: U_SBI/U3/WR:D	CLK							
	80-		Pin Name		Туре	Net P	lame	Cell Na	me Op D	elay (ns) T	otal (n
	70-										
		d d	ata required time					_			61.5
2	60 -		ata arrival time					-	•		7.9
aths		sk	ack	· · · · ·							53.65
of paths	50-										
# of paths	40-	D	ata arrival time cale	ulation						0.000	0.0
# of paths			<mark>ata arrival time cale</mark> LK8M	ulation				1			
# of paths	40	0	LK8M LK8M	ulation	Clock source				+	0.000	0.00
# of paths	40 -		LK8M LK8M _IO_BUFFERS:CLK8M		Clock source	CLK8M			+	0.000	0.00
# of paths	40		LK8M LK8M _IO_BUFFERS:CLK8M _IO_BUFFERS/CLK_B	JF:PAD	net net	CLK8M U_IO_BUFFE	RS/CLK8M		+	0.000	0.00
# of paths	40		LK8M LK8M _IO_BUFFERS:CLK8M _IO_BUFFERS/CLK_B _IO_BUFFERS/CLK_B	JF:PAD JF:GL	net net cell	U_IO_BUFFE		ADLIB:GI	+	0.000 0.000 1.175	0.00
# of paths	40 30 20		LK8M LK8M _IO_BUFFERS:CLK8M _IO_BUFFERS/CLK_B	JF:PAD JF:GL	net cell net				+ +	0.000	0.00

Path Slack Histogram

Path Details

Figure 4 · SmartTime Timing Analyzer Components

Analyzing Your Design

The timing engine uses the following priorities when analyzing paths and calculating slack:

1. False path



- 2. Max/Min delay
- 3. Multi-cycle path
- 4. Clock

If multiple constraints of the same priority apply to a path, the timing engine uses the tightest constraint. You can perform two types of timing analysis: Maximum Delay Analysis and Minimum Delay Analysis.

To perform the basic timing analysis:

- 1. Open the Timing Analysis View using one of the following methods:
 - In the Design Flow window, click the Timing Analyzer icon to display the SmartTime Timing Analyzer.
 - From the SmartTime Tools menu, choose Timing Analyzer > Maximum Delay Analysis or Minimum Delay Analysis.
 - Click the icon for Maximum Delay Analysis or the icon for Minimum Delay Analysis from the SmartTime window.

Note: When you open the Timing Analyzer from Designer, the Maximum Delay Analysis window is displayed by default.

2	Maximum Delay Analysis Vie	w							
	MAX Summary → ③ Datasheet → ④ CLK8M → Register to Regi	Family: F Die: 4 Package: 2	FICR006_V102 PA \$PA450 256 FBGA Silicon verified	Max Operating C Min Operating C Voltage: Temperature: Speed Grade:		WORST BEST IND -40 25 125 STD			
	Clock to Output	Clock Details:							
	External Recovery Asynchronous to Re	Name	Period (ns)	Frequency (MHz)	Required Period (ns)	Required Frequency (MHz)	External Setup (ns)	External Hold (ns)	Max Cli to Out
	- × 😡 PLL CLK IN 💌	CLK8M	49,269	20.297	120.000	8.333	19.999	0.552	10.787
		PLL CLK IN	17.466	57.254	15.000	66.667	7.419	-0.025	13.309
_		U_CLK_DIV2/CLI M:Q		50.266	20.000	50.000	20.223	-0.118	9.820
# of paths	Select a set of paths to see here its slack distribution.	Image: Constraint of the second se							
	slack distribution (ns)								

Figure 5 · Maximum Delay Analysis View

- 2. In the Domain Browser, select the clock domain. Clock domains with a *→* indicate that the timing requirements in these domains were met. Clock domains with an x indicate that there are violations within these domains. The Paths List displays the timing paths sorted by slack. The path with the lowest slack (biggest violation) is at the top of the list.
- 3. Select the path to view. The Path Details below the Paths List displays detailed information on how the slack was computed by detailing the arrival time and required time calculation. When a path is violated, the slack is negative and is displayed in red color.
- 4. Double-click the path to display a separate view that includes the path details and schematic.
 - Note: In cases where the minimum pulse width of one element on the critical path limits the maximum frequency for the clock, SmartTime displays an icon for the clock name in the Summary List. Click on the icon to display the name of the pin that limits the clock frequency.
- 5. Repeat the above steps as required.



Performing a Bottleneck Analysis

To perform a bottleneck analysis

- 1. From SmartTime's Max/Min Delay Analysis View, select **Tools > Bottleneck Analysis**. The **Timing Bottleneck Analysis Options** dialog box appears.
- 2. Select the options you wish to display for bottleneck information and click OK.

The Bottleneck Analysis View appears in a separate window (see image below).

SmartTime - [Bottleneck Ar	nalysis View]						
File Edit View Tools	Help					- 5	
📕 🖬 😈 🕉 🎽	x ⊕ % <mark>}</mark>						
esign TOP amily RTG4 ie RT4G150 ackage 1657 CG esign State Post-Lay ata source Advance et selection type Select Er lax Paths 100 ottleneck instances 10	0 Analysis Type Voltage Range Temperature Range rout Speed Grade ed htre Design Cost type Max Parallel Paths	-1 Path Count					
10						80	
						and the second second	
8						-	
6 6 F							
6 6 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4							
2							
-8 1	10 19	28	37	46	50 59		
		Path Count					
Click on a slot in the chart above	e to get details about the cells it cont	ains					
	Instance Name			Path Co	unt		
FDDR_INIT_0/COREABC_0/IO	_OUT[0]:Q		50				
CoreAHBLite_0/matrix4x16/ma	sterstage_0/SDATASELInt_RNIBSEF	1[0]:Y	16				
CoreAHBLite_0/matrix4x16/slav	vestage_0/HREADYOUT_or:Y		5				
C 01515-51 202 PHONE	sterstage_0/HREADY_M_iv_RNIME9	650	5				
	vestage_0/slave_arbiter/arbRegSMC		179				
	vestage_0/slave_arbiter/arbRegSMC						
	vestage_0/slave_arbiter/arbRegSMC						
	vestage_0/slave_arbiter/arbRegSM(vestage_0/slave_arbiter/arbRegSM(
en en bene_ofmaank in 10/sia	verwye_opaare_arone ja DRegoni	an endede_eno[/]11					
				Temp: -55 - 125	C Volt: 1.14 - 1.26 V	Speed: -1	

Figure 6 · Bottleneck Analysis View

A bottleneck is a point in the design that contributes to multiple timing violations. The Bottleneck Analysis View contains two sections:

- Device Description
- Bottleneck Description

Device Description

The device section contains general information about the design and the parameters that define the bottleneck computation:

- Design name
- Family



- Die
- Package
- Design state
- Data source
- Set selection type
- Max paths
- Bottleneck instances
- Analysis type
- Analysis max case
- Voltage
- Temperature
- Speed grade
- Cost type
- Max parallel paths
- Slack threshold

Bottleneck Description

This section displays a graphic representation of the bottleneck analysis and lists the core of the bottleneck information for the bar selected in the chart above. If no bar is selected, the grid lists all bottleneck information.

Click the controls on the right to zoom in or out the contents in the chart.

Right-click the chart to export the chart or to copy the chart to the clipboard.

The list is divided into two columns:

- Instance name: refers to the output pin name of the instance.
- Bottleneck cost: displays the pin's cost given the chosen cost type. Pin names are listed in decreasing
 order of their cost type.

See Also

Timing Bottleneck Analysis Options dialog box (SmartTime)

Managing Clock Domains

In SmartTime, timing paths are organized by clock domains. By default, SmartTime displays domains with explicit clocks. Each clock domain includes at least three path sets:

- Register to Register
- External Setup (in the Maximum Analysis View) or External Hold (in the Minimum Analysis View)
- Clock to Out

You must select a path set to display a list of paths in that specific set.

To manage the clock domains:

- 1. Right-click anywhere in the Domain Browser, and choose **Manage Clock Domains**. The <u>Manage</u> <u>Clock Domains</u> dialog box appears (as shown below).
- Tip: You can click the icon in the SmartTime window bar to display the Manage Clock Domains dialog box.



ailable clock domains:		Show the clock doma	ins in this order:
	Add		
	Remove	2	
	Move U	2	
	Move Dov	vn	

Figure 7 · Manage Clock Domains Dialog Box

- 2. To add a new domain, select a clock domain from the **Available clock domains** list, and click either **Add** or **New Clock** to add a non-explicit clock domain.
- 3. To remove a displayed domain, select a clock domain from the **Show the clock domainin this order** list, and click **Remove**.
- 4. To change the display order in the Domain Browser, select a clock domain from the **Show the clock** domainin this order list, and then use the **Move Up** or **Move Down** to change the order in the list.
- 5. Click **OK**. SmartTime updates the Domain Browser based on your specifications. If you have added a new clock domain, then it will include at least the three path sets as mentioned above.

See Also

Manage Clock Domains Dialog Box

Managing Path Sets

You can create and manage custom path sets for timing analysis and tracking purposes. Path sets are displayed under the **Custom Path Sets** at the bottom of the Domain Browser.

To add a new path set:

- 1. Right-click anywhere in the Domain Browser, and choose **Add Set**. The <u>Add Path Analysis Set Dialog</u> <u>Box</u> dialog box appears (as shown below).
- Tip: You can click the icon in the SmartTime window bar to display the Add Path Analysis Set dialog box.



Add Path Analysis Set			X
Name:	Trace from:	Source to sink	C Sink to source
Source Pins:	Sin	k Pins:	
DDR0/U0:CLK DDR1/U0:CLK DDRREG2/INBUF_LVDS_0_inst/U0/U2_DDR1: FIFO_inst/FIFO64K36_FULL:RCLK FIFO_inst/FIFO64K36_Q_0_inst:RCLK RAM_inst/RAM64K36_Q_0_inst:WCLK RAM_inst/RAM64K36_Q_1_inst:WCLK RAM_inst/RAM64K36_Q_1_inst:WCLK Rdf_pll0/U0:CLK Rdf_pll1/U0:CLK XCMP33/U0/U2_DDR1:CLK XCMP33/U0/U2_DDR1:CLK			
Select All	L	Select All	
Filter source pins:	F	ilter sink pins:	
Pin Type: Registers by pin names	-	Pin Type:	jisters by pin names 💌
Filter		*	Filter
Help	[ОК	Cancel

Figure 8 · Add Path Analysis Set Dialog Box

- 2. Enter a name for the path set.
- 3. Select the source and sink pins. You can <u>use the filters</u> to control the type of pins displayed.
- 4. Click **OK**. The new path set appears under **Custom Path Sets** in the Domain Browser (as shown below).



💽 Sma	rtTime - [Maximum Delay Analysis View]									
🕒 File	Edit View Tools Help									_ 6 ×
1	🚅 🎦 🕃 🈹 🛠 8 🐵 🛪									
;	Delay Analysis View									
Maximun	i Delay Anarysis view									
G		From •			то •					
1 4	Summary	Customize table				Apply Fil	lter	itore Filter	Reset	Filter
	 ✓(m) my_clk ✓ Register to Register External Setup 	Source Pin			Sink Pin		Delay (ns)	Slack (ns)		_
	Clock to Output Register to Asynchronous External Recovery	1 Q_reg:CLK		Q			5.800			
	Asynchronous to Register Asynchronous to Register Fin to Pin Input to Output Tuber Sets my_set									
		Name	Type	Net		Macro		Op Delay	Total	anoi ^
		4 Summary								
	I	data required time							N/C	E
		data arrival time						-	9.781	
		slack							N/C	-
		4 Data_arrival_time_calculation								
2	This set has no path.	my_clk							0.000	
1 8		CLK	Clock source						0.000	
of paths		CLK_ibuf/U0/U_IOPAD:PAD		CLK					0.000	
1		CLK_ibuf/U0/U_IOPAD:Y	cell			ADLIB:IOPAD_IN			2.128	
		CLK_ibuf_RNIVQ04:An	net	CLK_ibuf					2.480	-
	slack distribution(ns)	<		m		ADUD COM		0.10	0 505	- F
Ready						Temp:	0 - 85 C	Volt: 1.14	1.26 V	Speed: STD

Figure 9 · Updated Domain Browser with User Sets

To remove an existing path set:

- 1. Select the path set from the User Sets in the Domain Browser.
- 2. Right-click the set to delete, and then choose Delete Set from the right-click menu.

To rename an existing path set:

- 1. Select the path set from User Set in the Domain Browser.
- 2. Right-click the set to rename, and then choose Rename Set from the right-click menu.
- 3. Edit the name directly in the Domain Browser.

See Also

Add Path Analysis Set Dialog Box Using Filters

Displaying Path List Timing Information

The Path List in the Timing Analysis View displays the timing information required to verify the timing requirements and identify violating paths. The Path List is organized in a grid where each row represents a timing path with the corresponding timing information displayed in columns. Timing information is customizable; you can add or remove columns for each type of set.

By default, each type of set displays a subset of columns as follows:

- Register to Register: Source Pin, Sink Pin, Delay, Slack, Arrival, Required, Setup, Minimum Period, and Skew.
- External Setup: Source Pin, Sink Pin, Delay, Slack, Arrival, Required, Setup, and External Setup.
- Clock to Out: Source Pin, Sink Pin, Delay, Slack, Arrival, Required, and Clock to Out.
- Input to Output: Source Pin, Sink Pin, Delay, and Slack.
- Custom Path Sets: Source Pin, Sink Pin, Delay, and Slack.

You can add the following columns for each type of set:

• Register to Register: Clock, Source Clock Edge, Destination Clock Edge, Logic Stage Count, Max Fanout, Clock Constraint, Maximum Delay Constraint, and Multicycle Constraint.



- External Setup: Clock, Destination Clock Edge, Logic Stage Count, Max Fanout, Clock Constraint, Input Delay Constraint, Required External Setup, Maximum Delay Constraint, and Multicycle Constraint.
- Clock to Out: Clock, Source Clock Edge, Logic Stage Count, Max Fanout, Clock Constraint, Output Delay Constraint, Required Maximum Clock to Out, Maximum Delay Constraint, and Multicycle Constraint.
- Input to Output: Arrival, Required, Setup, Hold, Logic Stage Count, and Max Fanout.
- Custom Path Sets.

To customize the set of timing information in the Path List:

- 1. Select the set to customize.
- 2. Select the whole Paths List by clicking in the upper-left corner.
- 3. Right-click anywhere on the column headings, and then choose **Customize table** from the right-click menu. The <u>Customize Analysis View Dialog Box</u> dialog box appears (as shown below).

Customize Analysis View		
Available fields: Clock Source Clock Edge Destination Clock Edge Clock Constraint (ns) Max Delay Constraint (ns) Multicycle Constraint	Add > < Remove	Show these fields in this order: Source Pin Sink Pin Delay (ns) Slack (ns) Arrival (ns) Required (ns) Setup (ns) Minimum Period (ns) Skew (ns)
Help		Move Up Move Down OK Cancel

Figure 10 · Customize Analysis View Dialog Box

- 4. To add one or more columns, select the fields to add from the Available fields list, and click Add.
- 5. To remove one or more columns, select the fields to remove from the **Show these fields in this order** list, and click **Remove**.
- 6. Click OK to add or remove the selected columns. SmartTime updates the Timing Analysis View.

See Also

Customize Analysis View

Displaying Expanded Path Timing Information

SmartTime displays the list of paths and the path details for all parallel paths.



<mark>à</mark> Maximum Delay Analysis Vie	w											
	From	*				То	*					
MAX ⊡- & Summary		1					,	Apply	Filter	Store Filter	Reset Fi	lter
		Source Pin		5ink Pin	Delay (ns)	Slack (ns)	Arrival (ns)	Required (ns)	Setup (ns)	Minimum Period (ns)	Skew (ns)	
Register to Regi	1 (U	SBI/U3/rwra:CLK	U_SBI/UC	3/WR:D	5.658		7.916	61.571	0.668	12.690	0.019	
Clock to Output	2 U	_TOPM031/U_CORE/con 2[2]:CLK	U_SBI/U4	4/bram_a[12]:D	48.407	70.731	50.722	121.453	0.867	49.269	-0.005	
External Recovery		_TOPM031/U_CORE/con 2[2]:CLK			47.470	71.611	49.785	121.396	0.867	48.389	0.052	
	4 U	_TOPM031/U_CORE/con 1[3]:CLK	U_SBI/U4	4/bram_a[12]:D	47.412	71.726	49.727	121.453	0.867	48.274	-0.005	
× Register to Regi		_TOPM031/U_CORE/con 2[2]:CLK			47.183	71.910	49.498	121.408	0.867	48.090	0.040	
		_TOPM031/U_CORE/con 0_0[2]:CLK	U_SBI/U4	4/bram_a[12]:D	47.269	71.915	49.538	121.453	0.867	48.085	-0.051	
80		Details for parallel par From: U_SBI/U3/rwra To: U_SBI/U3/WR:D										
80-		Pin Name		Туре	N	et Name	Cell	Name Op	Delay (ns) Total (ns) F	anout Ed	ge
60	Parallel Path #1											
60		data required time								61.571		
40		data arrival time	_					·]		7.916		
		slack								53.655		
20-		Data arrival time calc	ulation									
		CLK8M							0.000			
								+	0.000	0.000	r	
₀่่่่่่่่่่		CLK8M		Clock source				+				_
		CLK8M U_IO_BUFFERS:CLK8M U IO BUFFERS/CLK BU		Llock source net net	CLK8M	FFERS/CLM		++	0.000	0.000	1	

Figure 11 · Expanded Path View

The Path List displays all parallel paths in your design. The Path Details grid displays the path details for all parallel paths.

To display the Expanded Path View:

From the Path List: double-click the path, or right-click a path and select expand selected paths.

From the Expanded Path View: double-click the path, or right-click the path and select **expand path**.

To: U_SBI/U3/WR:D Data Required Time (ns) [61.571	¢ <mark>Data Arrival Tim</mark> e 7.916	e (ns) Slack (ns) 53.655				Net delay 67.53%		e Cell de 32.479
Path details Pin Name	Ture	Net Name	C-!! N	0-	D = I = (=) T		Г	
j <u>rin Name</u>	Туре	j net Name	j Leii Name	յսթ	Delay (ns) T	otai (nsj	ranout <u>(Edge</u>	
Data arrival time calculati	on							
CLK8M					0.000	0.000		
CLK8M	Clock source			+	0.000	0.000	r	
U_IO_BUFFERS:CLK8M	net	CLK8M		+	0.000	0.000	1	
U_IO_BUFFERS/CLK_BUF:P/	AD net	U_IO_BUFFERS/CLK8M		+	0.000	0.000	r	
U_IO_BUFFERS/CLK_BUF:GI	_ cell		ADLIB:GL33	+	1.175	1.175	1534 r	
U_IO_BUFFERS:clk8m_in	net	U_IO_BUFFERS/clk8m_in		+	0.000	1.175	1	
U_SBI:clk8m_in	net	clk8m_in		+	0.000	1.175	r	
U_SBI/U3:clk8m_in	net	U_SBI/clk8m_in		+	0.000	1.175	r	
U_SBI/U3/rwra:CLK	net	U_SBI/U3/clk8m_in		+	1.083	2.258	r	
III SRI/II3/nura:0		Ĭ	ADUB-DEE	1	0 708	2.966	Ali	
K8M	ERS/CLK_BUF	U_SBI/U3/rwra D Q CLK DFF		J_SE A	31/U3/nwra_1_i Y IN∨		J_SBI/U3/WR DQ CLK DFFL	

Figure 12 · Expanded Path View

The Expanded Path Summary provides a summary of all parallel paths for the selected path. The Path Profile chart displays the percentage of time taken by cells and nets for the selected path. If no parallel path



is selected in this view, the Path Profile shows the percentage for all paths. By default, SmartTime only shows one path for each Expanded Path. You can change this default in the <u>SmartTime Options</u> dialog box.

The Expanded Path View also includes a schematic of the path and a path profile chart for the paths selected in the Expanded Path Summary.

Using Filters

You can use filters in SmartTime to limit the Path List content (that is, create a filtered list on the source and sink pin names). The filtering options appear on the top of the Timing Analysis View. You can save these filters one level below the set under which it has been created.

To use the filter:

- 1. Select a set in the Domain Browser to display a given number of paths, depending on your <u>SmartTime</u> <u>Options</u> settings (100 paths by default).
- 2. Enter the filter criteria in both the **From** and **To** fields and click **Apply Filter**. This limits the display to the paths that match your filter criteria.

From	U_SB*	То	u_TO*		
			Apply Filter	Store Filter	Reset Filter

Figure 13 · Maximum Delay Analysis View

3. Click **Store Filter** to save your filter criteria with a special name. The **Create Filter Set** dialog box appears (as shown below).

Create Filter Set		? ×
Name : my_filter01		
Help	OK	Cancel

Figure 14 · Create Filter Set Dialog Box

4. Enter a name for the filter, such as myfilter01, and click **OK**. Your new filter name appears below the set under which it was created.



1	Analysis for scenario MAX	
	ا 🖉 Summary	1
	⊿ v@ my_clk	
	🖉 🗹 Register to Register	
	my_filter01	
	External Setup	1
	Clock to Output	
	Register to Asynchronous	1
	External Recovery	
	Asynchronous to Register	1
	🔺 🦐 Pin to Pin	
	Input to Output	1
	4 🚬 User Sets	1
	my_set	1

Figure 15 · my_filter01

	Fro	m U_SB*		То	u_TO*				
MAX ∃{\$} Summary		,			Appl	y Filter	Store Filter	Reset	t Filter
⊖ Si Datasheet ⊖ × @ CLK8M		Source Pin	Sink Pin	Delay (ns)	Slack	Arrival (ns)	Required (ns)	Setup (ns)	Min Peri
Register to Regi External Setup	1	U_SBI/U1/A[15]:CLK	U_TOPM031/U_CORE/eve nts[15]:D		75.612	45.790		0.867	
Clock to Dutput	2	U_SBI/U1/A_0[2]:CLK	U_TOPM031/U_CORE/eve nts[15]:D	43.178	75.937	45.465	121.402	0.867	
External Recovery Asynchronous to Re	3	U_SBI/U1/WRITE:CLK	U_TOPM031/U_CORE/eve nts[15]:D	42.393	76.728	44.674	121.402	0.867	
🖻 🗡 💮 PLL_CLK_IN	4	U_SBI/U1/A_0[8]:CLK	U_TOPM031/U_CORE/eve nts[15]:D	42.307	76.746	44.656	121.402	0.867	
× Register to Regi External Setup	5	U_SBI/U1/A[15]:CLK	U_TOPM031/U_CORE/eve nts[14]:D	42.227	76.898	44.521	121.419	0.867	
Clock to Output	- 6	U_SBI/U1/A[15]:CLK	U_TOPM031/U_CORE/eve nts[13]:D	42.030	77.078	44.324	121.402	0.867	
100-	<u> </u>	U_SBI/U1/A[4]:CLK	U_TOPM031/U_CORE/eve nts[15]:D	42.028	77.101	44.301	121.402	0.867	
90	8	U_SBI/U1/A[13]:CLK	U_TOPM031/U_CORE/eve nts[15]:D	41.987	77.142	44.260	121.402	0.867	
80-		Details for parallel p From: U_SBI/U1/A[15]:CLK						>
70-	-111	To: U_TOPM031/U	<u>CORE/events[15]:D</u> Pin Name			уре	Net Name	Cell Na	0-1
60-	Para					ype	Net Nallie	<u> Cell Naj</u>	op
50 -	Path	data required time							
40 -		data arrival time			-				
40-		slack							
30 -		Data arrival time ca	culation						
		CLK8M							
20-					Clock s	ource			+
20-		CLK8M							
		CLK8M U_IO_BUFFERS:CLK8			net		CLK8M		+
20		CLK8M U_IO_BUFFERS:CLK8 U_IO_BUFFERS/CLK_	BUF:PAD				CLK8M U_IO_BUFFER		+ +
20-		CLK8M U_IO_BUFFERS:CLK8	BUF:PAD BUF:GL		net				+

Figure 16 · Updated Maximum Delay Analysis View

Repeat the above steps and cascade as many sets as you need using the filtering mechanism.



To remove a set created with filters:

- 1. Select the set that uses filters.
- 2. Right-click the set, and choose Delete Set from the shortcut menu.

To rename a set created with filters:

- 1. Select the set that uses filters.
- 2. Right-click the set, and choose Rename Set from the shortcut menu.
- 3. Edit the name directly in the Domain Browser.

To edit a specific filter in the set:

- 1. Select the filter to edit.
- 2. Right-click the filter, and choose Edit Set from the shortcut menu.

See Also

SmartTime Options Store Filter as Analysis Set Edit Set dialog box



Advanced Timing Analysis

Understanding Inter-Clock Domain Analysis

When functional paths exist across two clock domains (the register launching the data and the one capturing it are clocked by two different clock sources), you must provide accurate specification of both clocks to allow a valid inter-clock domain timing check. This is important especially when the clocks are specified with different waveforms and frequencies.

When you specify multiple clocks in your design, the first step is to consider whether the inter-clock domain paths are false or functional. If these paths are functional, then you must perform setup and hold checks between the clock domains in SmartTime. Unless specified otherwise, SmartTime considers the inter-clock domain as false, and therefore does not perform setup or hold checks between the clock domains.

If you have several clock domains that are subset of a single clock (such as if you want to measure clock tree delay from an input clock to a generated clock), you must configure Generated Clock Constraints for each of the clock domains in order for SmartTime to do execute the calculation and show timing for each of the inter-clock-domain paths.

Once you include the inter-clock domains for timing analysis, SmartTime analyzes for each inter-clock domain the relationship between all the active clock edges over a common period equal to the least common multiple of the two clock periods. The new common period represents a full repeating cycle (or pattern) of the two clock waveforms (as shown below).

For setup check, SmartTime considers the tightest relation launch-capture to ensure that the data arrives before the capture edge. The hold check verifies that a setup relationship is not overwritten by a following data launch.




Figure 17 · Example Showing Inter-Clock Domains

See Also

Activating inter-clock domain analysis Deactivating a specific inter-clock domain Displaying inter-clock domain paths

Activating Inter-Clock Domain Analysis

To activate the inter-clock domain checking:

- 1. In SmartTime, from the **Tools** menu choose **Options**. The <u>SmartTime Options Dialog Box</u> dialog box appears (as shown below).
- 2. In the general category, check the Include inter-clock domains in calculations for timing analysis.

SmartTime Options		? ×
Option Categories Select a category: General Analysis Advanced	General Operating Conditions Perform maximum delay analysis based on WORST Perform minimum delay analysis based on BEST Clock Domains Include inter-clock domains in calculations for timing analysis. Include inter-clock domains in calculations for timing analysis. Image: Second sec	case case Restore Defaults
Help		OK Cancel

Figure 18 · SmartTime Options Dialog Box

3. Click **OK** to save the dialog box settings.

See Also

Inter-Clock Domain Analysis Deactivating a Specific Inter-Clock Domain Displaying Inter-Clock Domain Paths

Displaying Inter-Clock Domain Paths

Once you <u>activate the inter-clock domain checking</u> for a given clock domain CK1, SmartTime automatically detects all other domains CKn with paths ending at CK1. SmartTime creates inter-clock domain sets CKn to CK1 under the domain CK1. Each of these sets enables you to display the inter-clock domain paths between a given clock domain and CK1.

To display an inter-clock domain set:

- 1. Expand the receiving clock domain of the inter-clock domain in the Domain Browser to display its related sets. For the inter-clock domain CK1 to CK2, expand clock domain CK2.
- Select the inter-clock domain that you want to see expanded from these sets. Once selected, all paths between the related two domains are displayed in Paths List in the same way as any register to register set.



Maximum Delay Analysis Vie	w								
Analysis for scenario					*				
Primary Scenario	From *			то					
MAX									
						Apply Filter	Store	Filter	Reset Filter
- 🖓 Summary 🔺									
🖓 Datasheet			Delay	Slack	Arrival	Required	Setup		
⊡ × @ av1_clk	Source Pin	Sink Pin		(ns)	ínsì	(ns)	(ns)		
🛛 🗙 Register to Regi	1 control_word_0[0]:CLK	ufp/fp_cntr[13]:D	7.793				0.381		
External Setup	2 control_word_0[0]:CLK	ufp/fp_cntr[6]:D	7.575	-1.282	8.913		0.381		
Clock to Output	3 control_word_0[0]:CLK	ufp/fp_cntr[3]:D	7.431	-1.121	8.769	7.648	0.381		
	4 control_word_0[0]:CLK	ufp/fp_cntr[12]:D	7.220	-0.913	8.558	3 7.645	0.357		
External Recov	5 control_word_0[0]:CLK	ufp/fp_cntr[2]:D	7.194	-0.909	8.532	2 7.623	0.381		
Asynchronous to Re	6 control_word_0[0]:CLK	ufp/fp_cntr[14]:D	7.192	-0.909	8.530	7.621	0.381		
cpu_clk to av1	7 control_word_0[0]:CLK	ufp/fp_cntr[9]:D	7.100	-0.821	8.438		0.381		
🖃 🗡 🔞 cpu_clk	8 control_word_0[0]:CLK	ufp/fp_cntr[10]:D	7.085	-0.792	8.423		0.381		
× Register to Regi.	9 control_word_0[0]:CLK	ufp/stretch_fp[3]:D	7.082	-0.773	8.420		0.381		
× External Setup	10 Control word 0001/CLK	ufn/fn_entr[15]:D	6 942	-0.659	8 280	1 7 621	0 381		
Clock to Output	Details for parallel paths								
	From: control_word_0[0]	:CLK							
 External Recov 	To: ufp/fp_cntr[13]:D					C		1 ()	T
Asynchronous to Re	Pin Name	Туре	N	et Name		Cell Name	UpU	elay (ns)	
✓ av1 ck to cpu	slack								-1.510
E-T Pin to Pin	Data assistation a dauda								
× Input to Output	Data arrival time calcula	uon						0.000	0.000
Thear Safe	cpu_clk cpu_clk	Clock source						0.000	0.000
• • • •	cpu_cik_ cpu_cik_pad/U0/U0:PAD	net	cpu_clk				+	0.000	0.000
	cpu_cik_pad/00/00.PAD	cell	сри_ск			ADLIB:IOPAD IN		0.632	0.000
24	cpu_clk_pad/U0/U1:A	net	cpu clk pac			ADCID.IOFAD_II	+	0.032	0.632
	cpu_cik_pad/00/01:X	cell	cpu_cik_pac	DODINET		ADLIB:CLKIO	+	0.000	0.863
22-	control word 0[0]:CLK	net	cpu clk. c			ADEID.CENIO	+	0.231	1.338
	control word 0[0]:0	cell	opu_ont_o			ADLIB:DFN1E1C		0.489	1.827
20-	ufp/un1_fp_cntr_2_i_0_a3_0		control word	001		HOLID.DITITEIC	+	1.259	3.086
18-	ufp/un1_fp_cntr_2_i_0_a3_0		CONTROL MORE			ADLIB:NOR2	+	0.337	3.423
10-	ufp/un1_fp_cntr_2_i_0_a3_0		ufp/un1_fp	on tr 2 i 0		- DEID. NOTIE	+	0.237	3.660
16-	ufp/un1 fp cntr 2 i 0 a3 0		alprant_ip_			ADLIB:NOR3A	+	0.441	4.101
10	ufp/un1 fp cntr 2 i 0 a3 (ufp/un1_fp	on tr 2 i 0		in the state of th	+	0.729	4.830
14-	ufp/un1 fp cntr 2 i 0 a3 (ADLIB:NOR3C	+	0.442	5.272
	ufp/un1_fp_cntr_2_i_0_a3_0		ufp/un1_fp	cn tr 2 i 0			+	0.237	5.509
12	ufp/un1 fp cntr 2 i 0 a3 0					ADLIB:NOR3C	+	0.442	5.951
	ufp/un1_fp_cntr_2_i_0_o2:A		ufp/un1_fp	on tr 2 i 0			+	0.288	6.239
10	ufp/un1 fp cntr 2 i 0 o2:Y					ADLIB:0A1	+	0.653	6.892
	ufp/fp_cntr_6_0_a2[13]:C	net	ufp/un1_fp_	cntr_2_i_0	_o2_n		+	1.784	8.676
8	ufp/fp_cntr_6_0_a2[13]:Y	cell				ADLIB:XA1B	+	0.228	8.904
	ufp/fp_cntr[13]:D	net	ufp/fp_cntr_	6[13]			+	0.227	9.131
6-	data arrival time								9.131
4-	Data required time calcu	lation							
	av1_clk	Clock Constrain						6.667	6.667
2-	av1_clk	Clock source					+	0.000	6.667
	av1_clk_pad/U0/U0:PAD	net	av1_clk				+	0.000	6.667
	av1_clk_pad/U0/U0;Y	cell				ADLIB:IOPAD IN	1 +	0.632	7.299
-5 0 5 10	av1_dk_pad/U0/U1/A	nat	aut olk nac					0.000	7 299

Figure 19 · Maximum Delay Analysis View

See Also

Inter-Clock Domain Analysis Activating Inter-Clock Domain Analysis Deactivating a Specific Inter-Clock Domain

Deactivating a Specific Inter-Clock Domain

To deactivate the inter-clock domain checking for the specific clock domains clk2->clk1, without disabling this option for the other clock domains:

- 1. From the Tools menu, choose Constraints Editor to open the Constraints Editor View.
- In the Constraints Browser, double-click False Path under Exceptions. The <u>Set False Path Constraint</u> dialog box appears.
- 3. Click the **Browse** button to the right of the **From** text box. The **Select Source Pins for False Path Constraint** dialog box appears.
- 4. For Specify pins, select by keyword and wildcard.
- 5. For Pin Type, select Registers by clock names from the Pin Type drop-down list.
- 6. Type the inter-clock domain name, for example Clk2, in the filter box and click Filter.
- 7. Click **OK** to begin filtering the pins by your criteria. In this example, [get_clocks {Clk2}] appears in the **From** text box in the <u>Set False Path Constraint</u> dialog box.



- 8. Repeat steps 3 to 7 for the **To** option in the <u>Set False Path Constraint</u> dialog box, and type Clk2 in the filter box.
- 9. Click OK to validate the new false path and display it in the Paths List of the Constraints Editor.
- 10. Click the Recalculate All button in the toolbar.
- 11. Select the inter-clock domain set clk2 -> clk1 in the Domain Browser (as shown below).
- 12. Verify that the set does not contain any paths.




Figure 20 · Maximum Delay Analysis View

See Also

Inter-Clock Domain Analysis Activating Inter-Clock Domain Analysis Displaying Inter-Clock Domain Paths Set False Path Constraint Dialog Box

Changing Output Port Capacitance

Output propagation delay is affected by both the capacitive loading on the board and the I/O standard. The I/O Attribute Editor in ChipPlanner provides a mechanism for setting the expected capacitance to improve the propagation delay model. SmartTime automatically uses the modified delay model for delay calculations.

To change the output port capacitance and view the effect of this change in SmartTime Timing Analyzer, refer to the following example. The figure below shows the delay from FF3 to output port OUT2. It shows a delay of 6.603 ns based on the default loading of 35 pF.



Maximum Delay Analysis View							_ 🗆 ×
Analysis for scenario	Fro	m *		то *			
Primary Scenario		···· J					
	.			Apply	/ Filter Stor	e Filter	Reset Filter
E Summary							
Datasheet ⊢√ @ CLK2		Source Pin	Sink Pin	Delay Sla		Required	Clock to
Register to Register	1			(ns) (ns 4.995) (ns) 6.603	(ns)	Out (ns) 6.603
External Setup	2	FF3:CLK \$1139/RAMBLOCK0:CLKA	DATAOUTRAM(3)	6.300	8.121		8.803
Clock to Output	3	\$1139/RAMBLOCK0:CLKA	DATAOUTRAM(1)	6.234	8.055		8.055
Register to Asynchronous	4	\$1139/RAMBLOCK0:CLKA	DATAOUTRAM(0)	5.801	7.622		7.622
External Recovery	5	\$1139/RAMBLOCK0:CLKA	DATAOUTRAM(2)	5.658	7.479		7.479
Asynchronous to Register							
CLK1 to CLK2							
🛉 🗹 🔞 CLK1							
🗎 🗄 🛩 💬 CLK3							
🛓 🗹 🚾 CLK4							
🖃 🦐 Pin to Pin							
Input to Output							
Set Sets		Details for path					
		From: FF3:ČLK To: OUT2					
1		Pin Name	Туре	Net Na	ame Ce	ll Name	
1		FF3:QN	cell		ADLI	3:DFIO	+
		AND_2:A	net	\$1N26			+
		AND_2:Y	cell		ADLI	3:AND2	+
	7	OUT2_pad/U0/U1:D	net	OUT2_c			+
4 This and have a shark		OUT2_pad/U0/U1:DOUT	cell			3:IOTRI_OB_E	
This set has no slack for any of its paths.		0UT2_pad/U0/U0:D	net	OUT2_pad/UC			+
To only of its pairls.		OUT2_pad/U0/U0:PAD OUT2	cell	OUT2	ADLI	B:IOPAD_TRI	+
1 # L		data arrival time	net	0012			+
slack distribution (ns)							_++
	기르						

Figure 21 · Maximum Delay Analysis View

If your board has output capacitance of 75pf on OUT2, you must perform the following steps to update the timing number:

1. Open the I/O Attribute Editor and change the output load to 75pf.

	Port Name	Macro Cell	Pin #	Locked	Bank Name	1/0 Standard	Output Drive (mA)	Slew	Resistor Pull	Skew	Output Load	Use I/O Reg
1	CLK2	ADLIB:CLKBUF	13		Bank1	LVTTL			None			Г
2	CLK4	ADLIB:INBUF	15		Bank1	LVTTL			None			Г
3	WADDR(3)	ADLIB:INBUF	85		Bank0	LVTTL			None			Г
4	DATAOUTRAM(2)	ADLIB:OUTBUF	86		Bank0	LVTTL	12	High	None	Г	35	Г
5	CUT2	ADUB OUTBUE	16		Bark1	LVIIL	12	High	None		75	

Figure 22 · I/O Attribute Editor View

- 2. Select File > Save.
- 3. Select File > Close.
- 4. Open the SmartTime Timing Analyzer.

You can see that the Clock to Output delay changed to 7.723 ns.



Generating Timing Reports

Types of Reports

Using SmartTime you can generate the following types of reports:

- Timer report This report displays the timing information organized by clock domain.
- Timing Violations report This flat slack report provides information about constraint violations.
- Bottleneck report This report displays the points in the design that contribute to the most timing violations.
- Datasheet report This report describes the characteristics of the pins, I/O technologies, and timing
 properties in the design.
- Constraints Coverage report This report displays the overall coverage of the timing constraints set on the current design.
- Combinational Loop report This report displays loops found during initialization.

See Also

Generating a Timing Report Generating a Timing Violation Report Generating a datasheet report Generating a bottleneck report Generating a constraints coverage report Generating a Combinational Loop Report

Generating a Timing Report

The timing report enables you to quickly determine if any timing problems exist in your design. The Maximum Delay Analysis timing report lists the following information about your design:

- Maximum delay from input I/O to output I/O
- Maximum delay from input I/O to internal registers
- Maximum delay from internal registers to output I/O
- Maximum delays for each clock network
- Maximum delays for interactions between clock networks

To generate a timing report:

- 1. From the SmartTime Max/Min Delay Analysis View, choose **Reports > Timer**. The <u>Timing Report</u> <u>Options Dialog Box</u> appears.
- 2. Select the options you want to include in the report, and then click OK.

The timing report appears in a separate window.

See Also

<u>Understanding Timing Reports</u> <u>Timing Report Options Dialog Box</u>



Understanding Timing Reports

The timing report contains the following sections:

Header

The header lists:

- The report type
- The version of Designer used to generate the report
- The date and time the report was generated
- General design information (name, family, etc.)

Summary

The summary section reports the timing information for each clock domain.

By default, the clock domains reported are the explicit clock domains that are shown in SmartTime. You can filter the domains and get only specific sections in the report (see <u>Timing Report Options Dialog Box</u>).

Path Sections

The paths section lists the timing information for different types of paths in the design. This section is reported by default. You can deselect this option in the <u>Timing Report Options Dialog Box</u>.

By default, the number of paths displayed per set is 5.

You can filter the domains using the Timing Report Options dialog box.

You can also view the stored filter sets in the generated report using the timing report options. The filter sets are listed by name in their appropriate section, and the number of paths reported for the filter set is the same as for the main sets.

By default, the filter sets are not reported.

Clock domains

The paths are organized by clock domain.

Register to Register set

This set reports the paths from the registers clock pins to the registers data pins in the current clock domain.

External Setup set

This set reports the paths from the top level design input ports to the registers in the current clock domain.

Clock to output set

This set reports the paths from the registers clock pins to the top level design output ports in the current clock domain.

Register to Asynchronous set

This set reports the paths from registers to asynchronous control signals (like asynchronous set/reset).

External Recovery set

This set reports the external recovery check timing for asynchronous control signals (like asynchronous set/reset).

Asynchronous to Register set

This set reports the paths from asynchronous control signals (like asynchronous set/reset) to registers.

Inter-clock domain

This set reports the paths from the registers clock pins of the specified clock domain to the registers data pins in the current clock domain. Inter-domain paths are not reported by default.



Pin to pin

This set lists input to output paths and user sets. Input to output paths are reported by default. To see the user-defined sets, use the <u>Timing Report Options Dialog Box</u>.

Input to output set

This set reports the paths from the top level design input ports to top level design output ports.

Expanded Paths

Expanded paths can be reported for each set. By default, the number of expanded paths to report is set to 1. You can select and change the number when you specify Timing Report Options.

```
x
Timer Report
  File Actions Help
 Timing Report Max Delay Analysis
                                                                                                *
 SmartTime Version v11.6
 Microsemi Corporation - Microsemi Libero Software Release v11.6 (Version 11.6.0.16)
 Date: Thu Apr 30 15:53:18 2015
                                                                                                Ξ
 Design: false path
 Family: SmartFusion2
 Die: M25050
 Package: 484 FBGA
 Temperature Range: 0 - 85 C
 Voltage Range: 1.14 - 1.26 V
 Speed Grade: STD
 Design State: Post-Layout
 Data source: Production
 Min Operating Conditions: BEST - 1.26 V - 0 C
 Max Operating Conditions: WORST - 1.14 V - 85 C
 Scenario for Timing Analysis: Primary
           SUMMARY
 Period (ns): 1.706
Frequency (MHz): 586.166
Required Period (ns): 10.000
 External Setup (ns):
                             -0.025
 External Hold (ns): 0.753
Min Clock-To-Out (ns): 5.117
Max Clock-To-Out (ns): 9.781
                             Input to Output
 Min Delay (ns):
                             N/A
 Max Delay (ns):
                             N/A
 END SUMMARY
                       Clock Domain my clk
 SET Register to Register
 Path 1
   From:
                                D2 reg:CLK
   To:
                                Q_reg:D
   Delay (ns):
                                1.341
   Slack (ns):
                                8.294
   Arrival (ns):
                                5.333
   Required (ns):
                                13.627
   Setup (ns):
                                0.298
   Minimum Period (ns):
                                1.706
```

Figure 23 · Timing Report

See Also

<u>Generating a Timing Report</u> <u>Timing Report Options Dialog Box</u>



Generating a Timing Violation Report

The timing violations report provides a flat slack report centered around constraint violations.

To generate a timing violation report

- 1. From the SmartTime Max/Min Delay Analysis View window, choose **Tools > Reports > Timing Violations**. The <u>Timing Violations Report Options Dialog Box</u> appears.
- 2. Select the options you want to include in the report, and then click **OK**. The timing violations report appears in a separate window.

See Also

Understanding Timing Violation Reports

Understanding Timing Violation Reports

The timing violation report contains the following sections:

Header

The header lists:

- The report type
- The version of Designer used to generate the report
- The date and time the report was generated
- General design information (name, family, etc.)

Paths

The paths section lists the timing information for the violated paths in the design.

The number of paths displayed is controlled by two parameters:

- A maximum slack threshold to report
- A maximum number or path to report

By default, the slack threshold is 0 and the number of paths is limited. The default maximum number of paths reported is 100.

All clocks domains are mixed in this report. The paths are listed by decreasing slack.

You can also choose to expand one or more paths. By default, no paths are expanded. For details, see the timing violation report options.



File Actions Help Timing Violation Report Max Delay Analysis SmartTime Version v11.6 Microsemi Corporation - Microsemi Libero Software Release v11.6 (Version 11.6.0.16) Date: Thu Apr 30 16:18:45 2015 Design: false_path Family: SmartFusion2 Die: M2S050 Package: 484 FBGA Temperature Range: 0 - 85 C Voltage Range: 1.14 - 1.26 V	Timing_violations Report		- • ×
SmartTime Version v11.6 Microsemi Corporation - Microsemi Libero Software Release v11.6 (Version 11.6.0.16) Date: Thu Apr 30 16:18:45 2015 Design: false_path Family: SmartFusion2 Die: M2S050 Package: 484 FBGA Temperature Range: 0 - 85 C Voltage Range: 1.14 - 1.26 V	File Actions Help		
Microsemi Corporation - Microsemi Libero Software Release v11.6 (Version 11.6.0.16) Date: Thu Apr 30 16:18:45 2015 Design: false_path Family: SmartFusion2 Die: M2S050 Package: 484 FBGA Temperature Range: 0 - 85 C Voltage Range: 1.14 - 1.26 V	Timing Violation Report Max De	ay Analysis	
Family: SmartFusion2 Die: M2S050 Package: 484 FBGA Temperature Range: 0 - 85 C Voltage Range: 1.14 - 1.26 V	Microsemi Corporation - Micros 11.6.0.16)		(Version
Speed Grade: STD Design State: Post-Layout Data source: Production Min Operating Conditions: BEST - 1.26 V - 0 C Max Operating Conditions: WORST - 1.14 V - 85 C Scenario for Timing Analysis: Primary	Family: SmartFusion2 Die: M2S050 Package: 484 FBGA Temperature Range: 0 - 85 C Voltage Range: 1.14 - 1.26 V Speed Grade: STD Design State: Post-Layout Data source: Production Min Operating Conditions: BEST Max Operating Conditions: WORS	ST - 1.14 V - 85 C	
Path 1 From: D2_reg:CLK To: Q_reg:D Delay (ns): 1.341 Slack (ns): -0.373 Arrival (ns): 5.333 Required (ns): 4.960	From: To: Delay (ns): Slack (ns): Arrival (ns):	Q reg:D 1.341 -0.373 5.333	

Figure 24 · Timing Violations Report

See Also

<u>Generating a Timing Violation Report</u> <u>Timing Violations Report Options Dialog Box</u>

Generating a Constraints Coverage Report

The constraints coverage report contains information about the constraints in the design.

To generate a constraints coverage report, from the SmartTime Max/Min Delay Analysis View, choose **Tools > Reports > Constraints Coverage**. The report appears in a separate window.

See Also

Understanding Constraints Coverage Reports

Understanding Constraints Coverage Reports

The constraint coverage displays the overall coverage of the timing constraints set on the current design. You can generate this report either from within Designer or within SmartTime Analyzer. The report contains three sections:

Coverage Summary

• Enhancement Suggestions

Constraints_coverage Re	eport				
File Actions Help					
Design		false_path			
Family		-			
Die					
Package		484 FBGA			
Temperature Rang		0 - 85 C			
Voltage Range		1.14 - 1.20	6 V		
Speed Grade		STD			
Design State		Post-Layout	5		
Analysis Min Cas		BEST			=
Analysis Max Cas Scenario for Tir		WORST			
Coverage Summary					
Type of check					
+	+		+	+	+
Setup Recovery Output Setup Total Setup	0	10	40	I 50 I 20	
Recovery	0	0	20	20	
Output Setup	0	0	10	10	
Total Setup +	0	15	105	120	1
Hold Removal Output Hold Total Hold	10	0	40	I 50	i
Removal	0	0	20	1 20	I
Output Hold	0	0	10	10	I
Total Hold	15	0	105	120	1
Clock domain: my_			·	+	+
Type of check					1
Recovery	0	0	6	6	1
Output Setup	0	0	3	3	1
Total Setup	0	6	42	48	1
			12	15	T
Hold Removal	0	0	6	6	1
Output Hold	0	0	6 3	3	
Output Hold Total Hold	6	0	42	48	1
+			+	+	+
Inhancement Sugge	estions				
- Max input dela DO, DO, DO, DO					
- Min input dela DO, DO, DO, D					
					-

Figure 25 · Constraints Coverage Report

Coverage Summary

The coverage summary gives statistical information on the timing constraint in the design. For each type of timing checks (Setup, Recovery, Output, Hold and Removal), it specifies how many are Met (there is a constraint and it is satisfied), Violated (there is a constraint and it is not satisfied), or Untested (no constraint was found).

Clock Domain

This section provides a coverage summary for each clock domain.



Enhancement Suggestions

The enhancement suggestion reports, per clock domain, a list of constraints that can be added to the design to improve the coverage. It also reports if some options impacting the coverage can be changed.

Detailed Stats

This section provides detailed suggestions regarding specific clocks or I/O ports that may require to be constrained for every pin/port that requires checks.

Setting SmartTime Options

Generating a Bottleneck Report

The bottleneck report provides a list of the bottlenecks in the design.

To generate a bottleneck report, from the,SmartTime Max/Min Delay Analysis View, choose **Tools > Reports > Bottleneck**. The report appears in a separate window.

See Also

Understanding Bottleneck Reports Timing Bottleneck Analysis Options Dialog Box

Understanding Bottleneck Reports - SmartFusion2, IGLOO2, RTG4

A bottleneck is a point in the design that contributes to multiple timing violations. The purpose of the bottleneck report is to provide a list of the bottlenecks in the design. You can generate this report either from SmartTime Analyzer. It contains two sections

- Device Description
- Bottleneck Analysis



File Actions Help			
Sottleneck Report Max Delay And	alysis		
SmartTime Version 11.6.0.13			
	emi Libero Software Release v11.6 (Version 11.6.0.13)		
Date: Tue Apr 21 13:18:30 2015			
Design	TOP		
Family	RTG4		
Die	RT4G150		
Package	1657 CG		
Radiation Exposure	0		
Temperature	MIL		
Voltage	MIL		
Speed Grade	-1		
Design State	Post-Layout		
Data source	Advanced		
Analysis Max Case	WORST		
Set selection type	Select Entire Design		
Cost type	Path Count		
Max Paths	100		
Max Parallel Paths	1		
Bottleneck instances	10		
Slack Threshold	0		
Scenario for Timing Analysis	Primary		
Sottleneck Analysis			
Instance Name		1 Path Count 1	
and outper mane		i raon ocune i	
FDDR INIT 0/COREABC 0/IO OUT	101:0	1 50 1	
		1 16	
CoreAHBLite 0/matrix4x16/slav		15 1	
	terstage 0/HREADY M 1V RNIME982:Y	15	
	vestage O/slave arbiter/arbRegSMCurrentState RNO[1]:Y	1 1	
	vestage 0/slave arbiter/arbRegSMCurrentState RN0[3]:Y	11	
	vestage 0/slave arbiter/arbRegSMCurrentState RNO[11]:Y	11	
	vestage 0/slave arbiter/arbRegSMCurrentState nss 1 0[0]:Y		
	vestage 0/slave arbiter/arbRegSMCurrentState RN0[7]:Y		

Figure 26 · Bottleneck Report

The bottleneck can only be computed if and only a cost type is defined. There are two options available:

- **Path count:** This cost type associates the severity of the bottleneck to the count of violating/critical paths that traverse the instance.
- **Path cost:** This cost type associates the severity of the bottleneck to the sum of the timing violations for the violating/critical paths that traverse the instance.

Device Description

The device section contains general information about the design, including:

- Design name
- Family
- Die
- Package
- Software version

Bottleneck Analysis

This section lists the core of the bottleneck information. It is divided into two columns:

- Instance name: refers to the output pin name of the instance.
- Path Count: Displays the number of violating paths which include the instance pin.

See Also

Timing Bottleneck Analysis Options Dialog Box

Generating a Datasheet Report

The datasheet reports information about the external characteristics of the design.



To generate a datasheet report, from the SmartTime Max/Min Delay Analysis View, choose **Tools > Reports > Datasheet**. The report appears in a separate window.

See Also

<u>Understanding Datasheet Reports</u> <u>Timing Datasheet Report Options Dialog Box</u>

Understanding Datasheet Reports

The datasheet report displays the external characteristics of the design. . You can generate this report from SmartTime Max/Min Delay Analysis View. It contains three tables:

- Pin Description
- DC Electrical Characteristics
- AC Electrical Characteristics

ile Actions Help											
REFCLK N	AT7	Inpu	t	1							_
REFCLK P	AU7	Inpu		i.							
RXDO N	AW4			1							
RXD0 P	AV4			i.							
RXD1 N	BAS										
RXD1 P	AYS			1							
RXD2 N	BA7										
RXD2 P	AY7										
RXD3 N	BA9										
RXD3 P	AY9										
FDDR CAS N		9 Outp		18I (1)							
FDDR CKE	AL3	9 Outp	at I SSTI	18T (1)							
FDDR CLK	AGS	9 Outp	at I SSTI	18T (1)							
FDDR CLK N	1 264	0 I Outro	IT I SSTI	18T (1)							
FDDR_CLK_N FDDR_CS_N	1 AM3	9 Outp	at I SSTI	18T (1)							
FDDR DQS TMATCH 0	OUT ACS	6 Outp	at SSTI	18I (1)							
FDDR ODT	AE4	0 Outp	at SSTI	18I (1)							
FDDR RAS N	AHS	9 Outp	at SSTI	18I (1)							
FDDR_RAS_N FDDR_RESET_N FDDR_WE_N	ANS	8 Outp	at SSTI	18I (1)							
FDDR WE N	AJ3	9 Outp	at SSTI	18I (1)							
GLO	F5	Outp	at LVCN	(OS18 (2)							
INIT DONE		8 Outp									
LOCK		Outp									
TXDO N	ATS										
TXDO P	AUS			1							
TXDIN	ATS			1							
TXD1 P	AU5										
TXD2 N	AV6			1							
TXD2 P	AW6			i i							
TXD3 N	AV8			1							
TXD3 P	AWS		ut I	1							
(V)	i Vccr (V)	Direction	Output	Odt_Static	Odt Imp	Input	Resistor Pull	Schmitt	Slew 	Output	1
+	+	+			+	+	+	+	+	+	-+
LVCMOS18 (1) 1.8	1	Input	L.	1	1	Off	None			1	1
LVCMO518 (2) 1.8	1	Output	5	1	1	1	None	1	SLOW	14	1
SSTL18I (1) 1.8	1	Output	5	1	1	1	1	1	1	1	1
LVCMOS18 (2) 1.8 SSTL18I (1) 1.8 SSTL18I (2) 1.8 SSTL18I (2) 1.8 SSTL18I (3) 1.8	1	Inout	5	Off	1 50	Off	1	1	1	1	1
SSTL18I (3) 1.8	1	Input	1	Off	50	Off	I	1	1	1	1
	+	+	+	+	+	+	+	+	+	+	-+
C Electrical Charac	teristics										
++											
Description											
++++++++++++-											
	4		- - -								

Figure 27 · Datasheet Report

Pin Description

Provides the port name in the netlist, location on the package, type of port, and I/O technology assigned to it. Types can be input, output, inout, or clock. Clock ports are ports shown as "clock" in the Clock domain browser.



DC Electrical Characteristics

Provides the parameters of the different I/O technologies used in the design. The number of parameters displayed depends on the family for which you have created the design.

AC Electrical Characteristics

Provides the timing properties of the ports of the design. For each clock, this section includes the maximum frequency. For each input, it includes the external setup, external hold, external recovery, and external removal for every clock where it applies. For each output, it includes the clock-to-out propagation time. This section also displays the input-to-output propagation time for combinational paths.

See Also

<u>Generating a Datasheet Report</u> Timing Datasheet Report Options Dialog Box

Generating a Combinational Loop Report

The combinational loop report displays all loops found during initialization and reports pins associated with the loop(s), and the location where the loop is broken.

To generate the combinational loop report; from the **Tools** menu, choose **Reports > Combinational Loops**

Select either the **Plain Text** or **Comma Separated Values** option in the Combinational_Loops Report Options dialog box and click **OK**.

The plain text report will pop up in a new window; you will be prompted to save the CSV in a directory of your choosing.

See Also

Understanding Combinational Loop Reports

Understanding Combinational Loop Reports

The combinational loop report displays all loops found during initialization and reports pins associated with the loop(s), and the location where the loop is broken.



_ 0 _X Combinational_loops Report File Actions Help Combinational Loop Report SmartTime Version 11.6.0.15 Microsemi Corporation - Microsemi Libero Software Release v11.6 (Version 11.6.0.15) Date: Fri May 01 15:50:15 2015 Design TOP RTG4 Family RT4G150 Die Package 1657 CG Radiation Exposure Temperature Range 0 -55 - 125 C 1.14 - 1.26 V Voltage Range Speed Grade -1 WORST - 1.14 V - 125 C Scenario for Timing Analysis Primary No combinational loops were detected in the design.

Figure 28 · Combinational Loop Report

See Also

Generating a Combinational Loop Report



Timing Concepts

Static Timing Analysis Versus Dynamic Simulation

Static timing analysis (STA) offers an efficient technique for identifying timing violations in your design and ensuring that it meets all your timing requirements. You can communicate timing requirements and timing exceptions to the system by setting timing constraints. A static timing analysis tool will then check and report setup and hold violations as well as violations on specific path requirements.

STA is particularly well suited for traditional synchronous designs. The main advantage of STA is that unlike dynamic simulation, it does not require input vectors. It covers all possible paths in the design and does all the above with relatively low run-time requirements. The major disadvantage of STA is that the STA tools do not automatically detect false paths in their algorithms.

Delay Models

The first step in timing analysis is the computation of single component delays. These components could be either a combinational gate or block or a single interconnect connecting two components.

Gates that are part of the library are pre-characterized with delays under different parameters, such as inputslew rates or capacitive loads. Traditional models provide delays between each pair of I/Os of the gate and between rising and falling edges.

The accuracy with which interconnect delays are computed depends on the design phase. These can be estimated using a simple Wire Load Model (WLM) at the pre-layout phase, or a more complex Resistor and Capacitor (RC) tree solver at the post-layout phase.

Timing Path Types

Path delays are computed by adding delay values across a chain of gates and interconnects. SmartTime uses this information to check for timing violations. Traditionally, timing paths are presented by static timing analysis tools in four categories or "sets":

- Paths between sequential components internal to the design. SmartTime displays this category under the Register to Register set of each displayed clock domain.
- Paths that start at input ports and end at sequential components internal to the design. SmartTime
 displays this category under the External Setup and External Hold sets of each displayed clock
 domain.
- Paths that start at sequential components internal to the design and end at output ports. SmartTime displays this category under the Clock to Out set of each displayed clock domain.
- Paths that start at input ports and end at output ports. SmartTime displays this category under the Input to Output set.

Maximum Clock Frequency

Generally, you set clock constraints on clocks for which you have a specified requirement. The absence of violations indicates that this clock will be able to run at least at the specified frequency. However, in the absence of such requirements, you may still be interested in computing the maximum frequency of a specific clock domain.

To obtain the maximum clock frequency, a static timing analysis tool computes the minimum period for each path between two sequential elements. To compute the maximum period, the tool evaluates the maximum data path delay and the minimum skew between the two elements, as well as the setup on the receiving sequential element. It also considers the polarity of each sequential element. The maximum frequency is the



inverse of the largest value among the maximum period of all the paths in the clock domain. The path responsible for limiting the frequency of a given clock is called the critical path.

Setup Check

The setup and hold check ensures that the design functions as specified at the required clock frequency.

Setup check specifies when data is required to be present at the input of a sequential component in order for the clock to capture this data effectively into the component. Timing analyzers evaluate the setup check as a maximum timing budget allowed between adjacent sequential elements. For more details on how setup check is processed, refer to <u>Arrival Time, Required Time, and Slack</u>.

See Also

Static Timing Analysis Versus Dynamic Simulation Arrival Time, Required Time, and Slack

Arrival Time, Required Time and Slack

You can use arrival time and required time to verify timing requirements in the presence of constraints. Below is a simple example applied to verifying the clock requirement for setup between sequential elements in the design.

The arrival time represents the time at which the data arrives at the input of the receiving sequential element. In this example, the arrival time is considered from the setup launch edge at CK, taken as a time reference (instant zero). It follows the clock network along the blue line until the clock pin on FF1 (delay d1). Then it continues along the data path always following the blue line until the data pin D on FF2. Therefore,

Arrival_Time_{FF2:D} = d1 + d2

The required time represents when the data is required to be present at the same pin FF2:D. Assume in this example that in the presence of an FF with the same polarity, the capturing edge is simply one cycle following the launch edge. Using the period T provided to the tool through the clock constraint, the event gets propagated through the clock network along the red line until the clock pin of FF2 (delay d3). Taking into account FF2 setup (delay d4), this means that the clock constraint requires the data to be present d4 time before the capturing clock edge on FF2. Therefore, the required time is:

Required_Time_{F2:D} = T + d3 - d4

The slack is simply the difference between the required time and arrival time:

 $Slack_{FF2:D} = Required_Time_{FF2:D} - Arrival_TimeFF2:D$

If the slack is negative, the path is violating the setup relationship between the two sequential elements.




Figure 29 · Arrival Time and Required Time for Setup Check



Timing Exceptions Overview

Use timing exceptions to overwrite the default behavior of the design path. Timing exceptions include:

- Setting multicycle constraint to specify paths that (by design) will take more than one cycle.
- Setting a false path constraint to identify paths that must not be included in the timing analysis or the optimization flow.
- Setting a maximum delay constraint on specific paths to relax or to tighten the original clock constraint requirement.

Clock Skew

The clock skew between two different sequential components is the difference between the insertion delays from the clock source to the clock pins of these components. SmartTime calculates the arrival time at the clock pin of each sequential component. Then it subtracts the arrival time at the receiving component from the arrival time at the launching component to obtain an accurate clock skew.

Both setup and hold checks must account for clock skew. However, for setup check, SmartTime looks for the smallest skew. This skew is computed by using the maximum insertion delay to the launching sequential component and the shortest insertion delay to the receiving component.

For hold check, SmartTime looks for the largest skew. This skew is computed by using the shortest insertion delay to the launching sequential component and the largest insertion delay to the receiving component. SmartTime makes this distinction automatically.

Cross Probing

Design objects displayed in SmartTime can be cross-probed into other Libero SoC tools. Libero SoC allows cross-probing from SmartTime to the Constraints Editor (but not vice versa) and from SmartTime to Chip Planner (but not vice versa). When cross-probing from SmartTime to one of the other tools, both SmartTime and the other tool must first be opened.

From SmartTime to Constraint Editor

You can add a timing exception constraint from SmartTime and have the Constraints Editor display the Constraint. From the SmartTime Maximum or Minimum Delay Analysis View, click a timing path to add a timing exception constraint. When the Constraints Editor's Add Constraint dialog box opens, the fields for source (from) pin and destination (to) pin are populated with the correct names from the timing path you have selected.

To add a timing exception constraint from a timing path in SmartTime Max/Min Delay Analysis View:

- 1. Open SmartTime (Design Flow Window > Verify Timing > Open interactively).
- 2. Open the Constraints Editor (Constraint Manager > Timing Tab > Edit with Constraints Editor).
- 3. Select Max/Min Delay Analysis View and right-click a timing path in the table.
- 4. Select a timing exception constraint to add: False Path Constraint, Maximum Delay Constraint, Minimum Delay Constraint, or Multicycle Path Constraint.

G						_
C	ustomize table		App	ly Filter Store F	ilter Reset Filt	er
	Source Pin	Sink Pin	Delay (ns)	Slack (ns)	Arrival (ns)	1
1	Q[6]:CLK	Q[6]	3.990		7.592	-
2	Q[4]:CLK	Q[4]	3.899		7.499	
3	Q[3]:CLK	Q[3]	3.872		7.472	E
4	Q[2]:CLK	Q[2]	Copy Print		7.463	
5	Q[1]:CLK	Q[1]	Add False Path	6.640	-	
6	Q[0]:CLK	Q[0]	Add Max Delay	Constraint	6.633	
	`*	,m.	Add Min Delay	Constraint		•
Na	me	Туре	Add Multicycle	Path Constraint	Macro	^
4	Summary data required time		Show Path in C	Chip Planner		-
	data required time data arrival time		Expand selecte	d paths		
	slack Data_arrival_time_calco	ulation				
+		m				

Figure 30 · Add Timing Constraint from SmartTime's Reported Timing Path

Note: The Add Max/Min Delay, False Path, and Multicycle Path Constraint menu items are grayed out if the Constraint Editor is not open.

Add the Constraint in the Add Constraint dialog box. Note that the source/from pin and destination/to pin field are populated with the correct pin names captured from the SmartTime reported path (Source Pin and Sink Pin) you have clicked.



Maximum delay : 1.0 ns	
From :	
[get_pins { q_reg[3]/CLK }]	
Through :	
4 b	
To :	
[get_pins { Q[3]/D }]	_
۲	
Comment :	
Help OK Cance	el

Figure 31 · Add Maximum Delay Constraint

- 5. Click **OK** to exit the Add Constraint Dialog box.
- 6. Click **Save** in the Constraints Editor.
- 7. Exit the Constraints Editor.
- 8. Exit SmartTime.
- 9. Rerun Place and Route if the newly-added constraint that is added to a file (the Target file) is used for Place and Route and Verify Timing.
- 10. Open SmartTime Maximum/Minimum Delay Analysis View.

From SmartTime to Chip Planner

Cross-probing allows you to select a design object in one application and display the selected object in another application. Because Libero SoC allows you to cross-probe design objects from SmartTime to Chip Planner, you can better understand how the two applications interact with each other. With cross-probing, a timing path not meeting timing requirements can be fixed with relative ease when you see the less-than-optimal placement of the design object (in terms of timing requirements) in Chip Planner. Cross-probing from SmartTime to Chip Planner is available for the following design objects:

- Macros
- Ports
- Nets/Paths

Note: Cross-probing of design objects is available from SmartTime to Chip Planner but not vice versa.

Before you can cross-probe from SmartTime to Chip Planner, you must:

- 1. Complete the Place and Route step on the design.
- 2. Open both SmartTime and Chip Planner.



Cross-Probing Examples

To cross-probe from SmartTime to Chip Planner, a design macro in SmartTime is used.

Design Macro Example

- 1. Make sure that the design has successfully completed the Place and Route step.
- 2. Open SmartTime Maximum/Minimum Analysis View.
- 3. Open Chip Planner.
- 4. In the SmartTime Maximum Analysis View, right-click the instance Q[2] in the Timing Path Graph and choose **Show in Chip Planner**. Note that with cross-probing, the Q[2] macro is selected in Chip Planner's Logical View and highlighted (white) in the Chip Canvas. The Properties window in Chip Planner displays the properties of Q[2].

Note: Show in Chip Planner is grayed out if Chip Planner is not already open.

Note: You may need to zoom in to view the highlighted Q2 Macro in the Chip Canvas.

Maximum Delay - Expanded Path view :From: Q[2]:CLK -> To: Q[3]:D P B Summary for path From: Q[2]:CLK -> To: Q[3]:D P Ath Profile From: Q[2]:CLK -> To: Q[3]:D P B Ath Profile From: Q[3]:D P B Ath Pro			Chip Planner - D:/2 File Edit View I	ogic Region		*	ស្តែ ។	5	» Q,	
Data Required Time (ns) Data 13.286 4.27		lack (ns) .011	Net C 66.7	Design View Use F Filter Logical View Primitives	8 ×	in Manipulation Mod	-	Properties Macro: Q Type(s): D		8 ×
Name CLK_iburf_RNIVQ04/U0_ QI2I>CLK QI2I>CLK QI2I>Q Q.4(3)8 Q.4(3)9 (013)0 *	Trpe RGB1:YL cell net cell net cell net	Net CLK_c Q_c[2] O 4131	•	Q(0) Q(2) Q(2) Q(2) Q(2) Q(2) Q(2) Q(3) Q(4) Q(5) Q(5) Q(5) Q(5) Q(7) Q(7)	RNEVQ04/UI			Placed: 10 Resource DFF Pin Q Q 2 D ALn 1 ALN 1 Properties	Resource 1 Nets Fanout 6	Net Q_c[2] RST_c
CUX_buf_RNIVQ04	K_buf_RNIVQ04A0 An IL BNn YR RGB		AT		Message D:/2Work/ warning(s OINF0: P D:/2Work/ warning(s OINF0: P D:/2Work/ ercor(s)	E S Frors A 1 teading User PDO prepl_ncf/const) teading User PDO prepl_ncf/desig and 0 warning(s eesign Rules Che	file traint/fp/t file mer/prepl/ t) eck complet	iser_fp.pdc. /prepl.nmati	nit.pdc. ully.	(s) and 0

Figure 32 · Cross-Probing – Macro

Timing Path Example

- 1. Make sure that the design has successfully completed the Place and Route step.
- 2. Open the SmartTime Maximum/Minimum Analysis View.
- 3. Open Chip Planner.
- 4. In the SmartTime Maximum/Minimum Analysis View, right-click the net CLK_ibuf/U0/U_IOPAD:PAD in the Table and choose **Show Path in Chip Planner**. Note that the net is selected (highlighted in red) in the Chip Canvas view and the three macros connected to the net are also highlighted (white) in the Chip Canvas view.

Note: Show Path in Chip Planner is grayed out if Chip Planner is not already open.



File Edit View Tools Help	File Edit View Logic Region Tools Help
× © S & £ 0 © ×	≝ Ω⊇ # X / Ø * ∉ • b • C
ammary for path one (0/2)LLK x (0/2)D bata Required Time (ns) Data Arrival Time (ns) Slack (ns) 3.206 4.275 9.011	Design Wew 6 × Chip Carwas - Region Manipulation Mode Ure Filte Image: Chip Carwas - Region Manipulation Mode Logical View Image: Chip Carwas - Region Manipulation Mode Image: Chip Carwas - Region Manipulation Mode Image: Chip Carwas - Region Manipulation Mode Image: Chip Carwas - Region Manipulation Mode Image: Chip Carwas - Region Manipulation Mode Image: Chip Carwas - Region Manipulation Mode Image: Chip Carwas - Region Manipulation Mode Image: Chip Carwas - Region Manipulation Mode Image: Chip Carwas - Region Manipulation Mode Image: Chip Carwas - Region Manipulation Mode Image: Chip Carwas - Region Manipulation Mode Image: Chip Carwas - Region Manipulation Mode Image: Chip Carwas - Region Manipulation Mode Image: Chip Carwas - Region Manipulation Mode Image: Chip Carwas - Region Manipulation Mode Image: Chip Carwas - Region Manipulation Mode Image: Chip Carwas - Region Manipulation Mode Image: Chip Carwas - Region Manipulation Mode Image: Chip Carwas - Region Manipulation Mode Image: Chip Carwas - Region Manipulation Mode Image: Chip Carwas - Region Manipulation Mode Image: Chip Carwas - Region Manipulation Mode Image: Chip Carwas - Region Manipulation Mode Image: Chip Carwas - Region Manipulation Mode Ima
tame Type Net Mac ^ ▲ Data_arrival_time_calculation prep1[CLK CLK Clock source CLK_ibu/TUI/U_JOPAD:PAD CLK_ibu/TUI/U_JOPAD:PAT Show in Chip Planner ADL	Image: Contract of the second contrecont of the second contract of the second contract of t
CLK, Ibur, RRAVQB&An CLK, Ibur, RRAVQB, Ibur,	World View Ø × Log Im Messages S Errors ▲ Warnings Im fo Im Messages S Errors A Warnings

Figure 33 · Cross-Probing – Timing Path

Alternatively, right-click a path in the Max/Min Delay Analysis View and select **Show Path in Chip Planner** to cross-probe the path.

Analysis for scenario timmo_analysis S Summary P C LUX JAD P Register to Register	From * Costonice table								
External Setup Clock to Output Register to Asynchronous Exitemal Recovery	Source Pin	Sink Pin	Delay (ns)	Slack (ns)	Arrival (ns)	Required (ns)	Setup (ns)	External Setup (ns)	
Asynchronous to Register	1 0	DFN1_0:D	0.154		0.154 Copy Print		0.262	-1.341	
Register to Asynchronous External Recovery Asynchronous to Register Proto Pin User Sets					Add Max Del Add Min Dela	th Constraint ay Constraint y Constraint is Path Constra			
						Chip Planner			
					Expand selec	ted paths			

Figure 34 · Cross-Probing Path from Max/Min Delay Analysis View Table

Port Example

- 1. Make sure that the design has successfully completed the Place and Route step.
- 2. Open the SmartTime Maximum/Minimum Analysis View.
- 3. Open Chip Planner.
- 4. In the SmartTime Maximum/Minimum Analysis View, right-click the Port "CLK" in the Path and choose **Show in Chip Planner**. Note that the Port "CLK" is selected and highlighted in the Chip Planner Port View.

Note: Show in Chip Planner is grayed out if Chip Planner is not already open.



SmartTime - (Maximum Delay - Ex File Edit View Tools Help		n: Q[2]:CLK -> To: Q[3]:D]	- 0 ×		Work/prep1_ncf (prep1) Logic Region Tools Hel	p.	0 8 2
1 2 D > K 0				111	AXIO	* 🧟 Ni	* » 🔍
Summary for path From: Q[2];CLK To: Q[3]:D Data Required Time (ns) Data Arri		Delay 20%	sthProfile	Ports		vas - Region Manipulation Mode	
13.206 4.275 Name	9.011 Type	Net	Met Dr 66.7	> 0 Q P RST D S1 D S1			
CLK CLK_ibuf/U0/U_JOPAD:PAD CLK_ibuf/U0/U_JOPAD:Y CLK_ibuf_RNIVQ84:An	Clock source net cell net	CLK	ADL	A Dort Clogical C Ne World View		0 = 0 = 0 0000 0	- <mark></mark>
CLK_ibuf_RNIVQ84:YSn	cell		ADL *			ges 😧 Errors 🗼 Warnings	
Zoom Dut Zoom Fit			1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	.	D:/2Work 0 error(0 INF0: D:/2Work	Reading User PDC file /prepl_ncf/constraint/fp s) and 0 warning(s) Reading User PDC file /prepl_ncf/designer/prep 0 error(s) and 0 warnin)/prepl.naati
Print Show in Chip Planner		E.				Design Rules Check compl	
	T	emp: 0 - 85 C Volt: 1.14 - 1.2	6 V Speed: -1			Fam: SmartFusion2 Die: M25005	5 Pkg: 484 FBGA

Figure 35 · Cross-Probing – Port

From the Properties View inside Chip Planner, you will find useful information about the Port "CLK" you are cross-probing:

- Port Type
- Port Placement Location (X-Y coordinates) ٠
- I/O Bank Number .
- I/O Standard •

• Pin Assignment

perties			8
Macro:	CLK_ibuf		
Port(s):	CLK		
Type(s):	I/O, Single-	-ended I/O, Input I/O	
Placed:	0,19		
Package Pin(s):	H1		
I/O Standard(s)	: LVCMOS25		
I/O Bank:	Bank6 - MS	IO 🗌 Locked	
		Resources	
Resource		Total Count	
IO	1		
		Nets	
Pin	Fanout	Net	
0 U_IOPAD:Y	2	CLK_ibuf	

Figure 36 · Properties View of Port "CLK"



SmartTime Tutorials (Enhanced Constraints Flow)

Tutorial 1 - 32-Bit Shift Register with Clock Enable

This tutorial section describes how to enter a clock constraint for the 32-bit shift register shown. You will use the SmartTime Constraints Editor and perform post-layout timing analysis using the SmartTime Timing Analyzer.




Figure 37 · 32-bit Shift Register

Use the links below to go directly to a topic:

- Add a Clock Constraint
- Run Place and Route
- Maximum Delay Analysis with Timing Analyzer
- Minimum Delay Analysis with Timing Analyzer
- <u>Changing Constraints and Observing Results</u>

To set up your project:

- 1. Invoke Libero SoC. From the Project menu, choose New Project.
- 2. Enter shift32 for your new project name and browse to a folder for your project location.
- 3. Select Verilog as the Preferred HDL Type.
- 4. Leave all other settings at the default values.



ew project				
oject details Specify project details				
Project Details	Project name:	sf2_shfit32		
Device Selection	Project location:	d.\actelprj		Browse
Device Settings	Description:			
Design Template	Preferred HDL type	e: (Verlog 💌		
Add HDL Sources	Enable block on	eation		
Add Constraints				
Help			< Back Next > Fin	ish Cancel

Figure 38 · New Project Creation - 32 Bit Shift Register

- 5. Click Next to go to Device Selection page. Make the following selection from the pull-down menu:
 - Family: SmartFusion2
 - Die: M2S090TS
 - Package: 484FBGA
 - Speed:STD
 - Core Voltage: 1.2 V
 - Range: COM
- 6. Click the M2S090TS-1FG484 part number and click Next.

Project Details	Part filter										
rioject betans		SmartFu	sion2	•		M2S090TS	•	Package:	Concernation of the	•	
	Speed:	+1		•	Core voltage:	1.2	•	Range:	COM	•	
Device Selection									Rese	et filters	
Device Settings	Search part:										
	Part Numb	er	4LUT		DFF	User I/Os	uSRAM	1K	LSRAM 18K	Math (18x18)	PLLs an
Design Template	M25090TS-	LFG484	86184		86184	267	112		109	84	6
Add HDL Sources											
Add Constraints											
ibero											

- 7. Accept the default settings in the Device Settings page and click Next.
- 8. Accept the default settings in the Design Template page and click Next.
- 9. In the Add HDL source files page, click **Import file** to import the source file, Navigate to the location of the source Verilog file for the 32-bit shift register you have downloaded from the <u>Microsemi website</u>.



Click to select the source file and click **Open**. After project creation, the source Verilog file you import will appear in the project's hdl folder under the File tab.

w project Id HDL source files			
Specify HDL files to import/link to your p	roject.		Selected part: M2S090TS-1F
Project Details	t file Link file		Delete
	File type	File name	File location
Device Selection	Imported	shift_reg32.v	D:/shift_reg32/hdl
Device Settings			
Design Template			
Add HDL Sources			
Add Constraints			
Help		< 8a	dk Next > Finish Cance

- 10. Click **Next** to go to the Add Constraints Page.
- 11. We are not adding any constraints. Click **Finish** to exit the New Project Creation wizard.
- 12. Click Use Enhanced Constraint Flow in the New Project Information dialog box.

h 0-011 7		
ibero Soc v11.7	introduces an enhanced constraint flow aimed at simplifying the ma	anagement of all constraints for your design:
• I/O, timing,	floor planning and netlist optimization constraints can be created, imported, e	edited, checked and organized in a single view.
	straints can be entered using standard SDC format and the same set of const thesis, Timing Driven Place and Route and Timing Verification.	raints can be automatically applied to both Synopsys'
• A new SDC	clock group constraint is also introduced and can be used to ease the specific	cation of related and unrelated clocks.
 Timing cons 	traints for known hardware blocks and IPs can be derived automatically; exa	imples of such constraints are:
• SERI	DES-EPCS, MSS/HPMS and internal oscillator clock sources	
• Fabr	ic CCCs generated clocks	
• Fabr	ic CCCs clock sources	
• Core	ResetP false paths	
• Core	ConfigP false paths, min and max delay constraints	
lote that this fir	st release of the enhanced constraint flow has the following limitati	ions:
• The block fl	ow is not enabled	
• The design	separation methodology is not enabled	
(4
Remember my ch	pice and do not show me again.	Use Classic Constraint Flow Use Enhanced Constraint F

Figure 39 · New Project Information Dialog Box

13. After you have created the project, confirm that the imported Verilog source file appears in the Files window, as shown in the figure below.



Files 🔀
Component
Constraint
designer
🔺 🗀 hdl
shift_reg32.v
Image: Simulation
🗀 smartgen
🗀 stimulus
Synthesis
👂 🖻 tooldata

Figure 40 · HDL File shift_reg32.v in the Libero SoC File Window

14. Confirm that the shift_reg32 design appears in the Design Hierarchy window, as shown in the figure below.



Design Hierarchy	×
Show: Components	HOL
4 🇰 work	
shift_reg32 (shift_reg32.v)	
•	4

Figure 41 · shift_reg32 in the Design Hierarchy Window

15. In the Design Flow window, double-click **Synthesize** to run Synplify Pro with default settings. A green check marks appears next to Synthesize when Synthesis is successful (as shown in the figure below).






Figure 42 · Synthesis and Compile Complete - 32-Bit Shift Register with Clock Enable

Add a Clock Constraint - 32 Bit Shift Register

To add a clock constraint to your design:

1. In the Design Flow window, double-click **Manage Constraints**. The Constraint Manager appears (as shown in the figure below.)




Figure 43 · Constraint Manager

2. Click the **Timing** tab.



3. Click Edit with Constraints Editor > Edit Place and Route Constraints. The Constraints Editor appears.

File Constraints Restore Help						- 8
1 th the to to the to	10 10 10 10 10					
istraints Editor						
Constraints A Requirements	Syntax	Clock Name	Clock Source	Period (ns)	Frequency (MHz)	Dut
Clock		Carden den a 10	in the second se		(Pinz)	(
	clock constraint , row to add a	constraint				
Input Delay	13					-
Output Delay						
External Check						
Clock To Out						
 Exceptions 						
Max Delay						
Min Delay						
Multicycle						
False Path						
 Advanced 						
 Advanced Disable Timing 						

Figure 44 · Constraints Editor – Add clock constraint

4. In the Constraints Editor, right-click **Clock** under Requirement and select **Add Clock Constraint**. The Create Clock Constraint Dialog Box appears.

Create Clock Constraint		? ×
Clock Name : my_clk	Clock Source : CLK -	
l ← Period	ns Mhz	
:		
← Offset : → ← Duty cycle → ← 0.000 ns 50.0000 %		
Comment :		
Help	OK Cancel	

Figure 45 · Create Clock Constraint Dialog Box

- 5. From the **Clock Source** drop-down menu, choose the **CLK** pin.
- 6. Enter my_clk in the Clock Name field.
- 7. Set the Frequency to 250 MHz (as shown in the figure below) and leave all other values at the default settings. Click **OK** to continue.



Create Clock Constraint	8	x
Clock Name : my_dk	Clock Source : [get_ports { CLK }]	
I < Period∶ 4	ns or Frequency: 250	Mhz
Offset : Duty cyde :		
0.000 ns 50.0000 %		
Comment :		
Help	OK Cancel	

Figure 46 · Add a 250 MHz Clock Constraint

The clock constraint appears in the SmartTime Constraints Editor (as shown in the figure below).

Constraints A Requirements		Syntax	Clock Name	Clock Source	Period (ns)	Frequency (HHz)	Dutycycle (%)	First Edge	Offset (ns)
₹ Clock	1	Click within this row to	ade		0.000		50.0%	rising +	0.000
Generated Clock									
Input Delay Output Delay	2	٣	my_ck	[get_ports (CLK)]	4.000	250.000	50.000000	rising •	0.000
External Check									
Clock To Out									
Clock To Out									
Exceptions Max Delay Min Delay									
4 Exceptions E Max Delay Min Delay Multicycle False Path									
Exceptions Max Delay Min Delay Multicycle Faise Path Advanced									
Exceptions Max Delay Min Delay Multicycle False Path Advanced Disable Timing									
Exceptions Max Delay Min Delay Multicycle Faise Path Advanced									

Figure 47 · 250 MHz Clock Constraint in the Constraint Editor

- 8. From the File menu, choose Save to save the constraints.
- 9. From the SmartTime **File** menu, choose **Exit** to exit SmartTime. Libero creates a constraint file to store the clock constraint. This file is listed and displayed in the Constraint Manager. It is named user.sdc and is designated as Target.

Note: A target file is used to store newly added constraints from the Constraint Editor. When the Constraint Editor is invoked and no SDC timing constraint file is present, Libero SoC creates the user.sdc file (and marks it as target) to store the timing constraints you create in the Constraint Editor.

 In the Constraint Manager, check the checkbox under Place and Route and the checkbox under Timing Verification to associate the constraint file to the tools. The constraint file is used for both Place and Route and Timing Verification.



New Import Link	Edit with Constraint Editor	Check 💌 D	erive Constraints	Help	†
	Synthesis	Place and Route	Timing Verification	550 E	
nstraint\user.sdc [Target]			V		

Figure 48 · SDC Constraint File and Tool Association

Run Place and Route

- 1. Right-click **Place and Route** and choose **Configure Options**.
- 2. Click the checkbox to enable Timing-Driven layout in Layout Options and leave the other values at the default settings (as shown in the figure below). Click **OK** to continue.

Figure 49 · Layout Options Dialog Box

3. Double-click Place and Route inside the Design Flow window to start the Place and Route.

A green check mark appears next to Place and Route after successful completion of Place and Route.



Maximum Delay Analysis with Timing Analyzer- 32-Bit Shift Register Example

The SmartTime Maximum Delay Analysis window displays the design maximum operating frequency and lists any setup violations.

To perform Maximum Delay Analysis:

1. Right-click **Open SmartTime** in the Design Flow window and choose **Open Interactively** to open SmartTime. The Maximum Delay analysis window appears. A green check next to the clock name indicates there are no timing violations for that clock domain. The Summary page displays a summary of the clock domain timing performance.

The Maximum Delay Analysis Summary displays:

- · Maximum operating frequency for the design
- · External setup and hold requirements
- Maximum and minimum clock-to-out times. In this example, the maximum clock frequency for CLK is 609.75 MHz.

ile Edi	it View Tools Help										-
1 2	2 2 6 9 2										
um Delay	y Analysis View										
		_									-
-	Analysis for scenario timing_analysis	Design		-	shift_reg32						
NX.		Family		-	SmartFusion2						
GI SI	ummary 🐵 my_clk	Die			M2S090TS						
	✓ Register to Register	Package			484 FBGA						
	External Setup Clock to Output	Temperate	ure Rang	0	0 - 85 C						
	Register to Asynchronous	Voltage R	ange		1.14 - 1.26 V						
		Speed Gr	ade		STD						
4.5	R Pin to Pin	Design St	ate		Post-Layout						
>	Esternal Recovery Asynchronous to Register Asynchronous to Register Pinto Pin Input to Output TUser Sets	Data sour		Production							
	Asynchronous to Register Asynchronous to Register Pin to Pin Input to Output	Min Operating Conditions		ditions	BEST - 1.26 V -	0 C					
		Max Oper	ating Co	nditions	WORST - 1.14	V - 85 C					
		Scenario	for Timing	g Analysis	timing_analysis						
	Select a set of paths to see	Summ	ary								
	Select a set of paths to see its slack distribution.	Clock Domain	Period (ns)	Frequenc (MHz)	y Required Period (ns)	Required Frequency (MHz)	External Setup (ns)	External Hold (ns)	Min Clock- To-Out (ns)	Max Clock- To-Out (ns)	
		my_clk	1.640	609.756	4.000	250.000	1.297	0.510	3.781	9.880	
				la Dalau fa	s) Max Delay	(ma)					
	slack distribution(ns)	lond to O			s) Max Delay	(ns)					

Figure 50 · Maximum Delay Analysis - Summary

- 2. Expand my_clk to display the Register to Register, External Setup and Clock to Output path sets.
- Select Register to Register to display the register-to-register paths. The window displays a list of register-to-register paths and detailed timing analysis for the selected path (as shown in the figure below). Note that all the slack values are positive, indicating that there are no setup time violations



AX Primary	Fro	m =					TO *					
🖓 Summary		stomize table								Apply	Filter	Reset Filter
4 v@ my clk	0	stomize table								Appry	Filter Store Hiter	Reset Hitter
✓ Register to Register												
External Setup			and a second sec				Required		Minimum Perio	4	anners and	
Clock to Output		Source Pin	Sink Pin	Delay (ns)	Slack (ns)	Arrival (ns)	(ns)	Setup (ns)	(ns)	• 5	kew (ns)	
Register to Asynchronous		-						10.1.11				
External Recovery	1	Q_ht[18]:C.K	Q_int[19]:D	0.716	0.159	4.810	4.969	0.298	1.09	91	0.077	114
Asynchronous to Register	1.0		in the second							- ii	10.000	
A SX Pin to Pin	2.										0.054	1
Input to Output	1.0	sector and	a character a	HILLING	4.00			01100	a		1.26.20	
St User Sets	3	Q_int[11]:CLK	Q_int[12]:D	0.688	0.174	4.823	4.997	0.298	1.07	16	0.090	
PA User Sets												
	4	Q_int[5]:CLK	Q_int[6]:D	0.712	0.177	4.832	5.009	0.298	1.07	73	0.063	
	100	1910192030	1422348550	0.5-50	013790	192252					2222	
	s	Q_int[7]:CLK	Q_int[8]:D	0,706	0.182	4.827	5.009	0.298	1.05	58	0.054	
	6	Q_int[19]:O.K	Q_int[20]:D	0.701	0.219	4.777	4.996	0.298	1.03	31	0.032	
				200						1	100000	
30	7	Q_int[26]:CLK	Q_int[27]:D	0.673	0.245	4.753	4.998	0.299	1.00	05	0.033	
	Nar	ne		Type	Net			Max		Deley Tot	al Fanout Edge	
		Summary		type	1 Mgr.			1110	uo ob	oung in	ar renous coye	
24	1.0	data required tin								4.9	73	
		data required time								4.9		
		data arrival time slack								4.8		
			1. 1							0.1	p4	
18		Data_arrival_time_c	alculation									
		my_clk								0.000 0.0		5
		CLK		Clock source					+	0.000 0.0		
		CLK_ibuf/U0/U_I		net	CLK				*	0.000 0.0		
12		CLK_ibuf/U0/U_J		cell				ADL	JB:JOPAD_IN +	2.128 2.1		
		CLK_ibuf_RNIVQ		net	CLK,ibut				+	0.197 2.3		
		CLK_ibuf_RNIVQ		cell				ADL	JB:GBM +	0.105 2.4		
			04/U0_RGB1_RGB1:An		CLK_ibut	RNIVQ04/U0	YWn		+	0.691 3.1		
6			04/U0_RGB1_RGB1:VL	cell					JB:RGB +	0.372 3.4		
		Q_int[25]:CLK		net	CLK_ibut	RNIVQ04/U0_	RGB1_RGB1_rg	pbl_net_1		0.612 4.1		
		Q_int[25]:Q		cell				ADL	IB:SLE +	0.102 4.2		
		Q_int[26]:D		net	Q_c[25]				+	0.602 4.8	1 (0	
		data arrival time								4.8	09	
0.0635 0.159 0.2545 0.35 0.445		Data_required_time	calculation									
		my_clk		Clock Constrai	int					1.250 1.2	50	12
slack distribution(ns)												

Figure 51 · SmartTime Register to Register Delay

4. Double-click a path row to open the Expanded Path window. The window shows a calculation of the data arrival and required times along with a schematic of the path (as shown in the figure below).

Note: The Timing Numbers in these reports may vary slightly with different versions of the Libero Software, and may not be exactly the same as what you will see when you run the tutorial.

ame	Туре	Net	Macro	Op	Delay To	stal Fanout Edge	e		
Data_arrival_time_calculation					0.000 0	200			
my_clk	Charles				0.000 0				
CLK	Clock source	CLK		+	0.000 0				
CLK_ibuf/U0/U_JOPAD:PAD CLK_ibuf/U0/U_JOPAD:Y	net cell	LLK	ADLIB:JOPAD_I	+	2.128 2				
		61K3 (ADGB30PADJ	114 +	0.197 2				
CLK_ibuf_RNIVQ04:An	net	CLK_ibuf	ADLIB:GBM	+	0.105 2				
CLK_ibuf_RNIVQ04:YWn	cell	CLK 1. C DUBIODARD VID	ADLIB:GBM		0.691 3				
CLK_ibuf_RNIVQ04/U0_RGB1_RGB1		CLK_ibuf_RNIVQ04/U0_YWn	ADLIB:RGB	+	0.372 3				
CLK_ibuf_RNIVQ04/U0_RGB1_RGB1: Q_int[25]:CLK	net net	CLK_ibuf_RNIVQ04/U0_RGB1_RGB1_rgbl_net_1			0.612 4				
		CLK_ibut_KNEVQ04/U0_KGB1_KGB1_rgbl_net_1		+	0.012 4				
Q_int[25]:Q	cell net	6 INT	ADLIB:SLE	*	0.602 4				
Q_int[26]:D data arrival time	net	Q_d25]		+		809 1			
	IOPA	D_IN Ein www	CLK_buf_f	An EN	YL.	RGB1_RGB1	ENn Y RGB Q_int[25] ADn ALn CLK -D EN -EN	- ALN - ALN - CAX - EN - EN - LAT - SD - SLE	

Figure 52 · Register-to-Register Expanded Path View

5. Select **External Setup** to display the Input to Register timing. Select **Path 3**. The Input Arrival time from the EN pin to Q_int[27]:EN is 4.547 ns (as shown in the figure below).



MAX Primary A Gi Summary V Gi My V Reg Edtem Clock Regist Edtem Async Async Pin to	y _clk gister to Register nel Setup ⊧to Output		m = storrize table													
MAX * (3) Summary * (4) Summary * Reg Extem Clock Regis Extem Async * X Pin to	y _clk gister to Register nel Setup ⊧to Output															
 ✓ (10) my. ✓ Reg Extern Clock Regist Extern Async ✓ X Pin to 	_clk gister to Register nal Setup k to Output	9	ustomize table						TO =							
Extern Clock Regist Extern Async 4 X Pin to	nal Setup k to Output											Apply P	iter	Store Filte	er Reset Fi	ter
Regist Extern Async & X Pin to		_	Source Pin	Sink F	Pin Di	ns)	Slack (ns)	Arrival (ns)	Required (ns)	Setup (ns)	External Setup (ns)					
Async Async Pin to	iter to Asynchronous nal Recovery	1	EN.	Q_int[31]:EN		4.547		4.547		0.399	1.258					
	chronous to Register	2	ÐN	Q_int[30]:EN		4.547	_	4.547		0.399	1.248					
SK, User S	to Output	- 1		Q_HE[27]IEN		4.547		4.547		0.399	1.246					
-1994 - 10A			EN .	Q_int[29]:EN		4.547		4.547		0.399						
		5	IEN	O intf281:EN		4.547		4.547		0.399	1.248					_
		Ner	me		Туре	N	et				Macro	Op	Delay	Total Fa	nout Edge	
		1	data required time data arrival time slack									<u>,</u>		N/C 4.547 N/C		
			Data_arrival_time_calcu EN			Đ							0.000		1	
			EN_ibuf/U0/U_JOPAE EN_ibuf/U0/U_JOPAE		cell	Ð	4				ADLIB-JOPAD IN	1	2,720		11	
			EN ibuf/U0/U IOINF		net	Eb	V.ibuf/U0	/VINI			ADDRIONAD_IN	1	0.000			
			EN_ibuf/U0/U_IOINF Q_int[27]:EN		cell		V.c				ADLIBJOINFF_BYPAS	is + *	0.106		32 f	
	This set has no path.		data arrival time											4.547		
of paths	and occurate the party	-	Data_required_time_cal	culation												
2			my_clk											N/C		
8			CLK	0.040	Clock source	24						+	0.000		r	
			CLK_ibuf/U0/U_IOPA		net cell	CI	LK				ADUB-JOPAD IN	+	0.000		2 1	
			CLK_ibuf/U0/U_IOPA CLK_ibuf_RNIVO04:A		net		LK ibuf				ADUBSONAD_IN	*	0.177		4	
			CLK_ibuf_RNIVQ04:V		cell	U	UN_IDUR				ADUB:GBM		0.095		5 f	
			CLK_ibuf_RNIVQ04/3				K ihud R	NEVQ04/U0	Whe		APPROVD DWI	1	0.623		1	
			CLK_ibuf_RNEVQ04/L			6.1	in_inter_it	41.594/00			ADLIB:RGB	+	0.335		5 e	
			Q_int[27]:CLK		net	CI	LK ibuf R	NIVQ04/LI0	RGB1_RGB3_	rabl net 1			0.553			
			Q_int[27]:EN		Library setup ti		in the second se			Training a	ADUB:SLE	-	0.399		1000	

Figure 53 · SmartTime - Input to Register Path Analysis

6. Select **Clock to Output** to display the register to output timing. Select Path 1. The maximum clock to output time from Q_int[16]:CLK to Q[16] is 9.486ns.

	idit View Tools Help 1 🎦 😏 🏂 🗲 8 🥯 🖂														
	ay Analysis View														
AX	Analysis for scenario Primary	Fro	e •					то •							
.0	Summary		stomize table								Annia	Filter	-	re Niter Reset	- Dilter -
	∕@ my_clk										C PPC		Contraction of the local distribution of the	Contraction () () () () () () () () () (
	✓ Register to Register	_				1.100	Slack				_	_	_		
	External Setup		Source Pin	Sink	Pin	Delay (ns)	(ns)	Arrival (ns)	Required (ns)	Clock to 0	ut (ns	s)			
	Calock to Output Register to Asynchronous External Recovery Asynchronous to Register X Pin to Pin Input to Output X User Sets			and the second se			(111)		(usy		_	_	-		
	Register to Asynchronous	1											3,486		- 2
			a lutil au	and a		5.354				11			9.461		ġ
		2	Q_int[15]:CLK	Q[15]		5.394		9.461					9,461		
43		3	Q_int[28]:CLK	Q[28]		3.946		8.054					8.054		
		3	of Teaf solution	(Crol		5.340		0.054					0.054		
	PC User Sets	4	Q_int[4]:CLK	Q[4]		3.817		7.937					7.937		
			6 mildions	ers.				1.0.07					1.201		
		Nar	me		Type	Net				Macro	On	Delay	Total	Fanout Edge	
			Summary								ob.	o coaj		ransar sage	
_			data required time										N/C		
			data arrival time										9.486		
			sleck										N/C		
			Data arrival time calcu	ulation											
		1.	my_clk									0.000	0.000		
			CLK		Clock source						+	0.000	0.000	r	
			CLK_ibuf/U0/U_IOPA	AD:PAD	net	CLK					+	0.000	0.000	r	
			CLK_ibuf/U0/U_IOPA	AD:Y	cell					ADLIB:JOPAD_IN	+	2.128		2 /	
			CLK_ibuf_RNIVQ04:/		net	CLK_ibuf					+	0.197		f	
			CLK_ibuf_RNEVQ04:1	Win	cell					ADLIB:GBM	+	0.105		5 f	
			CLK_ibuf_RNIVQ04/			CLK_ibuf_	RNIVQ04	/U0_YWin			+	0.687		1	
	This set has no path.		CLK_ibuf_RNEVQ04/1	U0_RGB1_RGB0: VI						ADLIB:RGB	+	0.372		8 r	
	this sectias no paul.		Q_int[16]:CLK		net	CLK_ibuf_	RNIVQ04	/U0_RGB1_RGB0			*	0.618		1	
			Q_int[16]:Q		cell					ADLIB-SLE	+	0.127		2 f	
			Q_obuf[16]/U0/U_I0		net	Q_c[16]						1.671		f	
			Q_obuf[16]/U0/U_I0		cell					ADLIB:000UTFF_BYPASS	•	0.403		1 f	
			Q_obuf[16]/U0/U_I0		net	Q_obuf[10	0//U0/DO	UT			+	0.000			
			Q_obuf[16]/U0/U_I0	PAD:PAD	cell	-				ADLIB-JOPAD_TRI	*	3.178		0 f	
			Q(16)		net	Q[16]					+		9,486	1	
			data arrival time										3.480		
			Data_required_time_ca	acutation								NUC.	N/C		
			my_clk CLK		Clock source							0.000			
			Q(16)		CIUCK SOURCE							0.000	N/C		
	slack distribution(ns)		40101										THE		

Figure 54 · SmartTime Clock to Output Path Analysis



Minimum Delay Analysis with Timing Analyzer - 32-Bit Shift Register Example

The SmartTime Minimum Delay Analysis window identifies any hold violations that exist in the design.

To perform Minimum Delay Analysis:

1. From the SmartTime Analysis window, choose **Tools > Minimum Delay Analysis**. The Minimum Delay Analysis View appears, as shown in the figure below.

	e - [Minimum Delay Analysis View] it View Tools Help									Concession of some	-
1 2	2 泽 🖌 8 😔 🌫										
um Delay	Analysis View										
		-									
2	Analysis for scenario timing_analysis	Design			shift_reg32						
min		Family			SmartFusion2						
	ummary 🐵 my_clk	Die			M2S090TS						
	 Register to Register 	Package			484 FBGA						
	External Hold Clock to Output		Temperature Range Voltage Range Speed Grade								
	Register to Asynchronous	-									
	External Removal Asynchronous to Register					STD					
4.3	C Pin to Pin	Design S	tate	1	Post-Layout						
	Input to Output	· Data sou		1	Production						
		Min Oper	ating Co	nditions I	BEST - 1.26 V	-0C					
		Max Ope	rating Co	onditions	WORST - 1.14	V - 85 C					
- 1		Scenario	for Timir	ng Analysis t	timing_analysis	5					
	Select a set of paths to see	Summ	ary								
# of paths	is set os boton.	Clock Domain		Frequency (MHz)	Required Period (ns)	Required Frequency (MHz)	External Setup (ns)	External Hold (ns)	Min Clock- To-Out (ns)	Max Clock- To-Out (ns)	
		my_clk	ny_clk 1.640 609.7		4.000	250.000	1.297	0.510	3.781	9.880	
				tin Delay (n	s) Max Delay	(ns)					
	slack distribution(ns)	Input to C			N/A						

Figure 55 · SmartTime Minimum Delay Analysis View- Summary

- 2. Expand **my_clk** to display Register to Register, External Hold, Clock to Output, Register to Asynchronous, External Removal and Asynchronous to Register path sets.
- 3. Click **Register to Register** to display the reg to reg paths. The window displays a list of register to register paths and detailed timing analysis for the selected path. Note that all slack value are positive, indicating that there are no hold time violations.
- 4. Click to select the first path and observe the hold analysis calculation details, as shown in the figure below.



-	Jelay Analysis View									_			_		_	
-		-	an •					то								
	© Summary ≠ √@ my_clk	6	ustomice table								Apply	Filter	Store Fil	ter	Filter	1
	 Register to Register External Hold Clock to Output Register to Asynchronous 		Source Pin	Sink F	Pin	Delay (ns)	Slack (ns)	Arrival (ns)	Required (ns)	Hold (ns)	Skew (ns)				_	Ī
	External Removal	1	0744(58) OK	Q_int[00]+D		0,286	0.250	2,439	2.189	0.000	9.036					ł
- 3	Asynchronous to Register A IN Pin to Pin	2	Q_int[28]:0.K	Q_jnt[29]:D		0.289	0.253	2.442	2, 189	0.000	-0.036					-
	Input to Output X User Sets	3	Q_int[15]:O.K	Q_int[16]:D		0.293	0.257	2,446	2.189	0.000	-0.036					
		4	Q_int[16]:CLK	Q_int[17]:0		0.296	0,260	2.449	2. 189	0.000	-0.036					
		5	Q_int[27]:CLK	Q_jnt[28]:D		0.297	0.261	2.450	2. 189	0.000	-0.036					
	30	6	Q_int[10]:CLK	Q_jnt[11]:D		0.307	0.262	2.467	2.205	0.000	-0.045					
		Na	me	-	Туре	Ne		_		-	Macro	Op D	lelay Tot	al Fanout I	Edge	1
	2	-	Summary data arrival time										2.4	10		
	24		data amvai time data required time										2.1			
			slack										0.2	50		
			Data_arrival_time_calcul	ation												1
	18		my_clk										0.0 000.0			6
			CLK	121122	Clock sour								0.000 0.0			
2			CLK_ibut/U0/U_IOPAI		net	CL	6						0.000 0.0			
of paths	12		CLK_ibuf/U0/U_JOPAJ CLK_ibuf_RNEVQ04:Ar		cell	20	Cibuf.				ADLIB:IOPAD_I		0.104 1.7			
10			CLK ibuf RNEVQ04:40		cell	CD	Obdi -				ADLIB:GBM		0.055 1.2			ÿ
			CLK_ibuf_RNIVQ04/U			CLI	Libut RA	IVQ04/U0_	YWn				0.363 1.6			
	6		CLK_ibuf_RNIVQ04/U								ADLIB:RGB		0.197 1.8			
	•		Q_int[29]:CLK		net	CL	Libuf_Rh	INQ04/UD_	RGB1_RGB3_rg	bl_net_			0.325 2.1			
			Q_int[29]:Q		cell						ADL38:SLE		0.057 2.2			
			Q_int[30]:D		net	2	[29]						0.229 2.4			
	0 0.2985 0.25 0.3015 0.353 0.40		data arrival time										2.4	39		
	0.1303 0.53 0.3013 0.303 0.40	1 4	Data_required_time_cale	culation												

Figure 56 · SmartTime Minimum Delay Analysis

Changing Constraints and Observing Results - 32-Bit Shift Register Example

You can use the Constraints Editor to change your constraints and view the results in your design. To do so:

1. Open the Constraints Editor (Constraints Manager > Timing Tab > Edit Constraints with Constraint Editor > Edit Timing Verifications Constraints).

The Constraints Editor displays the clock constraint at 250 MHz that you entered earlier.

Constraints ·		Syntax	Clock Name	Clock Source	Period (ns)	Frequency (MHz)	Dutycycle (%)	First Edge	Offset (ns)
T Clock	1	Click within this row to add			0.000	(real)	50.0%	rising +	0.000
Generated Clock		Cloc wear easily to acc							
Input Delay	2	٣	my_dk	[get_ports (CLK)]	4.000	250.000	50.000000	rising +	0.000
Output Delay							-		-
External Check									
Clock To Out									
# Exceptions =									
Max Delay									
Min Delay									
Multicycle									
False Path									
Advanced									
 Advanced Disable Timing 									
Disable Timing									
Disable Timing Clock Source Latency Clock Uncertainity									
Disable Timing									

Figure 57 · Clock Constraint Set to 250 MHz

- Select the second row. Right click and choose Edit Clock Constraint. This opens the Edit Clock Constraint dialog box. Change the clock constraint from 250 MHz to 800 MHz and click the green check mark to continue.
- 3. Click **Open SmartTime > Open Interactively**.
- 4. Choose Maximum Delay Analysis View to view the max delay analysis.



5. Expand **my_clk** in the Maximum Delay Analysis window. Click **Register to Register** to observe the timing information. Note that the slacks decrease after you increase the frequency. You may see the slacks go negative indicating Timing Violations. Negative slacks are shown in red.

Analysis for s	cenario													
tax tening_analys	eis .		rom *					10						
a Summary			Customize table									Apply Filter	Store Filter Re	and Filter
A XO my clk			Control and and a									(sent	(marine) (m	and the second
	r to Register												1	
External Se			Source Pin	Sink Pin	Delay (ns)	Slack (es)	Arrival (ns)	Required (ns)	Setup (ns)	Minimum Period (ns)	Sk	ew (ns)		
Clock to 0									-		-			
	Asynchronous													- 6
External Re	ecovery hous to Register		Q_INER;CLK	Q_int[7]:D	1.041	-0.175	5.184	5.009	0.298	1.42	1	0.084		
+ 35 Pin to Pin			Cuddiner.	ACTION IN		4.07	0.447	0.007	0.490	1-76		0.000		
Input to O		3	Q_MEDICLK	Q_ME11D	0.970	-0.102	5.117	5.015	0.298	1.35	2	0.08-	4	
X User Sets				-										
		4	Q_ME25HOLK	Q_M(21)D	0.969	-0.064	5.069	5.005	0.298	1,31	6	0.040	7	
			a water and	0.1171.00	4.000									
		5	Q_WE[30]:CLK	Q_M(31).0	0.885	-0.002	5.007	5.005	0.298	1.25	2	0.065	•	
			Q_H4[15]:CLK	Q_H(14):0	0.732	0.141	4.845	4,985	0.298	1.10		0.07		
			of a strategy and	d'autralia.	5.7.26	0.041		-	0.470					
		7	Q_H4[15]:CLK	Q_Ht[16]:0	0.731	0.142	4.831	4,973	0.298	1.100	8	0.07	5	
30		_												
		8	Q_Ht[22]:CLK	Q_int[23]:0	0.721	0.148	4.857	5.005	0.298	1.102	2	0.083	3	
		9	Q_int[18]:CLK	Q_int[19]:0	0.722	0.150	4.835	4.985	0.298	1.100	0	0.080	2	
24			a contract on or	a control a	0.730	0.155	4.865	5.020	0.298	1.09		0.06		
			Q_INE[10]:CLK	Q_int[11]:D	0.730	0.135	4,865	5.020	0.298	1.09		0.06.	1	
		1	Q_MERINGK	Q_Ht[29]:D	0.713	0.170	4.834	5.004	0.298	1.080		0.069		
18			a state of the sta	all of the last										
		1	C_METSHOR	Q_M([13])D	0.715	0.184	4.800	4,984	0.298	1.066	6	0.053	3	
12			ame		Type	Net			Mac	ve Op	Delay Total	Fanout Edge		
			Summary data required tin								4.95	0		- 1
			data arrival time								6.53			
			slack								-1.57			
6			Data arrival time o	alculation										
			my_ck								0.000 0.00	0		
			CLK		Clock source						0.000 0.00			
0			CLK_BH/U0/UJ		net	CLK					0.000 0.00			
-1.574 -0	.627 0 0.32	1.267	CLK_RevI/U0/U_I		cell				ADU	BIORAD_IN +	2128 212			
	k distribution(ns)		CLK, ibur, RNIVQ	04:An	net	CLK,ibu					0.197 2.32			-


Figure 58 · Maximum Delay Analysis After Setting Clock Constraint to 800 MHz

Note: The actual timing numbers you see may be slightly different.

6. Close SmartTime. Click No when prompted to save changes.

Tutorial 4 - False Path Constraints

This section describes how to enter false path constraints in SmartTime. You will import an RTL source file from the design shown below. After routing the design, you will analyze the timing, set false path constraints, and observe the maximum operating frequency in the SmartTime Timing Analysis window.





Set Up Your False Path Example Design Project

- 1. Open Libero and create a new project (from the Project menu, choose New Project).
- 2. Name the project **false_path** and set the project location according to your preferences. Click **Next**. Enter the following values for your Device Selection settings:
- Family: SmartFusion2
- Die: M2S050



- Package: 484 FBGA
- Speed: STD
- Die Voltage: 1.2 V
- Range: COM
- 3. Click **Finish** to create the new project.
- 4. At the pop-up window, click **Use Enhanced Constraint Flow** in the New Project Information dialog box.

bero SoC v11.7 introduces an enhanced	constraint flow aimed at sim	plifying the management of all constraints for your design:	-
• I/O, timing, floor planning and netlist op	timization constraints can be crea	ated, imported, edited, checked and organized in a single view.	
 Timing constraints can be entered using Synplify synthesis, Timing Driven Place 		me set of constraints can be automatically applied to both Synopsy	rs'
• A new SDC clock group constraint is als	o introduced and can be used to a	ease the specification of related and unrelated clocks.	=
• Timing constraints for known hardware	blocks and IPs can be derived au	tomatically; examples of such constraints are:	
 SERDES-EPCS, MSS/HPMS and i 	nternal oscillator clock sources		
 Fabric CCCs generated clocks 			
· Fabric CCCs clock sources			
 CoreResetP false paths 			
 CoreConfigP false paths, min and 	l max delay constraints		
ote that this first release of the enhanc	ed constraint flow has the fo	lowing limitations:	
• The block flow is not enabled			
• The design separation methodology is r	ot enabled		
			•

Figure 60 · New Project Information Dialog Box

Import the false_path Verilog File and Add Constraints

You must import the false_path.v Verilog source file into your design for this tutorial. Cut-and-paste the Verilog program from <u>false_path.v</u> to a file of the same name in a local directory. Then run Libero SoC.

To import the Verilog Source File:

- 1. From the File menu, choose Import > HDL Source Files.
- 2. Browse to the location of the false_path.v you saved and select it. Click **Open** to import the file.
- 3. Verify that the file appears in your project, as shown in the figure below.



sign Heard My	Image: Constraint (Mer.gath.x)] <mark> </mark>			
Import Bit: Import: Bit: Import:	<pre> # wed # wed # wed # foke_path.vl # foke</pre>	ign Herarchy	<i>6</i> ×	Reports & X StartPage & K false_path.v & X	
	00 else 50 begin 51 begin 52 begin (= D0)	ovs: (Camponents ▼)		<pre></pre>	

Figure 61 · false_path Design in Design Hierarchy

- 4. In the Design Flow window, double-click **Synthesize** to run synthesis. A green check mark appears when the Synthesis step completes successfully.
- 5. Expand Edit Constraints. Right-click Timing Constraints and choose Open Interactively.
- 6. Double-click on Manage Constraints. Select the Timing tab, pull down the Edit with Constraint Editor sub-menu, and select the "Edit Place and Route Constraints". The Constraints Editor will open.
- 7. Double-click on the Requirements: Clock and the Create Clock Constraint dialog box will open.
- 8. Double click the browse button for Clock Source, and select CLK; name it clk (or whatever you want).
- 9. Set the frequency to be 100 MHz.

Create Clock Constraint	X V
Clock Name : dk	Clock Source : [get_ports { CLK }]
Period : 10	ns — M or Frequency: 100 Mhz
•	
← Offset : → ← Duty cycle : → ← 0.000 ns 50.0000 %	
Comment :	
Help	OK Cancel



10. Click OK to return to the Constraints Editor and observe that the clock information has been filled in as shown in the figure below.

		0									
ConstraintsEditor - [Constrain	ts Edito	r]									L
File Constraints Restore	Help										
🛯 🐘 🐜 🖦 🌬 🏞	. 2.	Sin.	🔈 🕼 😭 🕱	1							
straints Editor											
4 Constraints				1			-				
A Requirements	Requirements Syntax	Syntax	Clock Name	Clock Source	Period (ns)	Frequency (MHz)	Dutycycle (%)	First Edge	Offset (ns)	Waveform	
Clock		1	Click within this row			0.000		50.0%	la la la la	0.000	0.00 0.00
Generated Clock		1	Click within this row			0.000		30.0%	nang 🔻	0.000	0.00 0.00
Input Delay		2	W	dk	[get_ports { CLK }]	10.000	100.000	50.000000	rising 👻	0.000	0.00 5.00
Output Delay		-	,								
External Check											
Clock To Out											
4 Exceptions											
Max Delay											

Figure 63 · Clock Constraint of 100 MHz in false_path design

11. Save your changes (File > Save) and close the Constraints Editor (File > Close).



12. In the Constraint Manager, check the checkbox under Place and Route and the checkbox under Timing Verification to associate the constraint file to both tools. The constraint file is used for both Place and Route and Timing Verification.

Place and Route Your FALSE_PATH Design

To run Place and Route on false_path design:

1. In Libero SoC, right-click Place and Route and choose Configure Options.

Layout Options	? 🗙
Timing-driven	
Power-driven	
High Effort Layout	
Repair Minimum Delay Violations	
Incremental Layout	
Use Multiple Passes	
Configure	
Нер ОК	Cancel

Figure 64 · Layout Options Dialog Box

- 2. Click the checkbox to enable Timing-Driven layout in Layout Options and leave the other values unchecked. Click **OK** to close the Layout Options dialog box.
- 3. Right-click Place and Route and choose Run.

A green check mark appears next to Place and Route in the Design Flow window when Place and Route completes successfully.






Figure 65 · Synthesize and Place and Route Successful Completion

Timing Analysis - Maximum Clock Frequency

The SmartTime Maximum Delay Analysis View displays the design maximum operating frequency and lists any setup violations.

To perform Maximum Delay Analysis:

1. Expand Verify Post Layout Implementation. Right-click Open SmartTime and choose Open Interactively to open SmartTime. The Maximum Delay Analysis View appears (as shown in the figure below). The Maximum Delay Analysis View displays a summary of design performance and indicates that the design will operate at a maximum frequency of 442.48 MHz.

Note: You may see a slightly different maximum frequency with a different version of Libero SoC.



	it View Tools Help									-
2	N 🔁 🏂 🗲 🖉 🕾									
Maximiu	im Delay Analysis View									
num Dela	ay Analysis View									
~										
MAX	Analysis for scenario timing_analysis	Design			false_path					
		Family			SmartFusion2					
01	Summary VM clk	Die			M2S050					
	 Register to Register 	Package			484 FBGA					
	External Setup Clock to Output	Temperatu	ire Range		0 - 85 C					
	Register to Asynchronous External Recovery	Voltage R	ange		1.14 - 1.26 V					
	Asynchronous to Register	Speed Gr	ade		STD					
	F Pin to Pin Input to Output	Design St	ate		Post-Layout					
	Input to Output	Data sour	ce		Production					
		Min Opera	ting Condi	tions	BEST - 1.26 V - 0	3				
		Max Oper			WORST - 1.14 V -	85 C				
		Scenario	ior Timing A	Analysis	timing_analysis					
		Summa	ary							
		Clock	Period (ns)	Freque (MHz)	ncy Required Period (ns)	Required Frequency (MHz)	External Setup (ns)	External Hold (ns)	Min Clock-To- Out (ns)	Max Clock-To- Out (ns)
							0.114	0.791	5.333	10.355
	Select a set of paths to see	clk	2.294	435.920	10.000	100.000				
603	Select a set of paths to see its slack distribution.	and the second se				-			1.525.52	
of paths	Select a set of paths to see its slack distribution.	cik	Min	Delay (n	ns) Max Delay (ns	-			1.50.555	
# of paths	Select a set of paths to see its slack distribution.	and the second se	Min	Delay (n		-				
# or parts	Select a set of paths to see its slack distribution.	cik	Min	Delay (n	ns) Max Delay (ns	-				
# of paths	select a set of paths to see its elect detribution.	cik	Min	Delay (n	ns) Max Delay (ns	-				
# or partie	Select a set of patho to see its skick datribution.	cik	Min	Delay (n	ns) Max Delay (ns	-				
# of paths	Select a set of paths to see its siad detribution.	cik	Min	Delay (n	ns) Max Delay (ns	-				

Figure 66 · Maximum Delay Analysis Summary

- 2. Expand **clk** to expand the display and show the Register to Register path sets.
- 3. Select **Register to Register** to display the register-to-register paths. Notice that the slack values are positive.
- Double-click to select and expand the row in the path list with the path is from the CLK pin of flip-flop D0_reg to the D input of flip flop Q_reg. Note that the path goes through the S input of multiplexer un1_MUX2.




Figure 67 · Expanded Path

Looking at the code in false_path.v, we can see on lines 51 and 52, that D0_reg and D)_inv_reg are always the inverse of each other in "operational" mode (ie except for when RST is active). Line 56 says that XOR2 is the XOR of these two signals, and hence always 1 (again, except for when RST is active). And finally line 59 says that XOR2 is the select of MUX2.

We might reasonably decide that we are not interested in the reset mode delay for this design; and hence this path is a false path for our timing analysis purposes.



```
43
         if (RST)
44 🗖
         begin
45
             D0 reg
                          <= 1'b0;
46
             D0 inv reg
                          <= 1'b0;
47
         end
48
49
         else
50
         begin
51
                          <= D0;
             D0 reg
52
             D0 inv reg
                          <= ~D0;
53
         end
54
    end
55
56
    assign XOR2 = D0 reg ^ D0 inv reg;
57
    assign OR2 = D0 inv reg || D1 reg;
58
    assign AND2 = OR2 && D2 reg;
59
    assign MUX2 = (XOR2) ? (D2 reg) : (AND2);
60
61
```

Figure 68 · Analyzing the false paths

Similar analysis shows that the path from D0_inv_reg:CLK to Q_reg:D shares exactly the same false-path characteristic. We should disable both paths.

- Re-start the Libero Constraints Editor. The Constraints Editor must be running in order for us to use the back-annotation feature of StartTime. Go to the Constraint Manager tab, Timing sub-tab; and again pull down the "Edit with Constraint Editor", and choose "Edit Timing Verification Constraints".
- 6. Leave this running and go back to SmartTime. From the Tools menu select Max Delay Analysis.
- 7. To set the path from D0_inv_reg:CLK to Q_reg :D as false, select the row containing this path in the Register to Register path set, right-click and choose Add False Path Constraint (as shown in the figure below). The Set False Path Constraint dialog box appears (it may pop-behind; check other Constraint Manager windows).

nartTime - [Maximum Delay Analysis View]											
File Edit View Tools Help											-
z 🖻 3 🌶 🐔 8 🐵 z											
num Delay Analysis View											
Analysis for scenario Primary	Fr	om *					то) *			
≉ ଭି Summary ▲ ଏଭ my_clk											
Register to Register	9	Customize table								Apply Filter	Store Filter Reset Filter
External Setup											
Clock to Output											
Register to Asynchronous		Source Pin	Sink Pin	Delay (n	s) Slack (ns)	Arrival (ns)	Required (ns)	Setup (ns)	Minimum Period (ns)	Skew (ns)	
External Recovery			00	1.9	06 7.74	5.887		0.298			
Asynchronous to Register	1	D0_mv_reg:CLK	Q_reg:D	13	10 1.74					0.056	
4 🌫 Pin to Pin	2	D0_reg:CLK	Сору		7.88	5.745	13.627	0.298	2.118	0.066	
Input to Output St User Sets			Print								
A, User Sets	3	D1_reg:CLK	Add False Path		7.896	5.731	13.627	0.298	2.104	0.067	
	4	D2_reg:CLK	Add Max Delay Add Min Delay		8.29	5.333	13.627	0.298	1.706	0.067	
			Add Multicycle	Path Constrai	nt						
			Expand selected	i paths							
			Expand selected	l paths							

Figure 69 · Right-Click > Add False Path Constraint



Set False Path Constraint	E	? <mark>×</mark>
From :		
þ0_inv_reg:CLK	*	
*	-	
Through :	r	
	*	
	-	
< То:	*	
Q_reg:D	*	
	+	
< Comment:	P	
Help OK	C	ancel

Figure 70 · Set False Path Constraint Dialog Box

- 8. Click OK to close the Set False Path Constraint dialog box.
- 9. Check the Constraints Editor window, there should now be an entry under Exceptions > False Path
- 10. Return to the SmartTime window and repeat for the D0_reg:CLK -> Q_reg:D path.
- 11. Since we are only interested in timing analysis through the MUX when select = 1, we can also ignore the MUX "0" path from D1_reg:D through the AND2. We make this a false path, also.
- 12. At this point the Constraints Editor should now look as follows. Save the file and exit the Constraints Editor and SmartTime.

File Constraints Restore	Help						
🖬 🕅 🐜 🏍 🏍	3	in ۳	🔈 🕼 😭 🙀				
Constraints Editor							
onstraints Editor							
·	_	_					
Clock Generated Clock	^		Syntax	From	Through	То	
Input Delay			abd whe de				
Output Delay		1	Click within this row				GUI
External Check		2	٣	[get_pins {D0_reg/CLK }]		[get_pins { Q_reg/D }]	U:\v19_newco
Clock To Out Exceptions	111	3	٣	[get_pins {D0_inv_reg/CLK }		[get_pins { Q_reg/D }]	U:\v19_newco
Max Delay		4	٣	[get_pins {D1_reg/CLK }]		[get_pins { Q_reg/D }]	U:\v19_newco
Min Delay			and the second s				
Multicycle							
Telse Path							

Figure 71 · False Path Constraints in the SmartTime Constraint Editor

- 13. Place and Route is now invalidated, and needs to be re-run before we can do timing analysis again. This is because we have changed the constraint file that we are using for both P&R and for Timing Analysis. It is possible to use different constraint files, in which case we would not need to re-run P&R.
- 14. Right-click on **Open SmartTime** and choose **Update and Open Interactively**. You will see that Place and Route is run automatically before SmartTime is re-started.
- 15. View the summary in the Maximum Delay Analysis View (**Tools > Max Delay Analysis**). Note that SmartTime now reports the maximum operating frequency as 586.17 MHz, as shown in the figure below.



	t View Tools Help									
2	2 3 🏂 🗲 8 🐵 🌫									
elay	Analysis View									
•	Analysis for scenario Primary	Design		false	path					
MAX		Family		Smar	tFusion2					
		Die		M2S0	050					
		Package		484 F	BGA					
	External Setup Clock to Output	Temperatur	e Range	0 - 85	C					
	Register to Asynchronous	Voltage Ra	nge	1.14	- 1.26 V					
	External Recovery Asynchronous to Register	Speed Gra	de	STD						
×	Pin to Pin	Design Sta	te	Post-	Layout					
-	Input to Output User Sets	Data sourc	e	Produ	uction					
-		Min Operat	ing Conditi	ons BEST	- 1.26 V - 0 C					
		Max Operating Conditions		ions WOR	ST - 1.14 V - 85 C					
		Scenario fo	or Timing A	alysis Prima	ary					
ſ		Summa	iry							
	Select a set of paths to see its slack distribution.	Clock Domain	Period (ns)	Frequency (MHz)	Required Period (ns)	Required Frequency (MHz)	External Setup (ns)	External Hold (ns)	Min Clock-To- Out (ns)	Max Clock-To- Out (ns)
		my_clk	1.706	586.166	10.000	100.000	-0.025	0.753	5.117	9.781
L			Min	Delay (ns) M	ax Delay (ns)					
	slack distribution(ns)	Input to Ou	tput N/A	N	A					

Note: The maximum operating frequency may vary slightly with a different version of the Libero software.

Figure 72 · Maximum Delay Analysis View - Summary

16. Select the Register to Register set for my_clk. Observe that only one path is visible, from D2_reg: CLK to Q_reg:D. This is the only path that propagates a signal (as shown in the figure below).

Delay Analysis View											
Analysis for scenario Primary	From *				тс	•					
හි Summary	Customize table Apply Filter Store Filter Reset Filter										
a √@ my_clk		ſ					_				
Register to Register External Setup	Source Pin	Sink Pin	Delay (ns)	Slack (ns)	Arrival (ns)	Required (ns)	Setup (n) Mini	mum Peri (ns)	iod Sk	cew (ns)
Clock to Output				1.1.1		(ns)	10.00				
Register to Asynchronous	1 D2_reg:CLK										0.067
External Recovery		L.									
Asynchronous to Register											
DC Pin to Pin											
Pin to Pin Input to Output											
4 💢 Pin to Pin											
Pin to Pin Input to Output											
Pin to Pin Input to Output											
Pin to Pin Input to Output	Name	Тур	e	Net		Macro	Op	Delay	Total Fa	anout Edge	
Pin to Pin Input to Output		Тур	e	Net		Macro	Op	Delay	Total Fa	anout Edge	
≠ ⊠ Pinto Pin Input to Output ズ User Sets	4 Summary	Тур	e	Net		Macro	Ор		Total Fa	anout Edge	
s ISC Into Pin Input to Output ISC User Sets	 Summary data required time 	Тур	e	Net		Macro	Op		13.627	anout Edge	
i ≂∑ in to Pin Input to Output ≫ User Sets	Summary data required time data arrival time	Тур	e	Net		Macro	Op		13.627 5.333	anout Edge	
² ∞ Pinto Pin Input to Output ∞ User Sets	 Summary data required time data arrival time slack 		e	Net		Macro	Op -		13.627	anout Edge	
² ∞ Pinto Pin Input to Output ∞ User Sets	Summary data required time data arrival time slack Data_arrival_time_calc		e	Net		Macro	Op -		13.627 5.333 8.294	anout Edge	
² ∞ Pinto Pin Input to Output ∞ User Sets	Summary data required time data arrival time slack Data_arrival_time_calc my_clk	ulation		Net		Macro	0p	0.000	13.627 5.333 8.294 0.000		
³ ∑ lin to Pin Input to Output ∑ User Sets	 Summary data required time data arrival time slack Data_arrival_time_calc my_clk CLK 	ulation	ck source			Macro	•	0.000	13.627 5.333 8.294 0.000 0.000	r	
³ ∑ lin to Pin Input to Output ∑ User Sets	 Summary data required time data arrival time slack Data_arrival_time_calc my_clk CLK CLK LK_ibuf/U0/U_JOP. 	ulation Clo AD:PAD net	ck source	Net			•	0.000 0.000 0.000	13.627 5.333 8.294 0.000 0.000 0.000	r	
³ ∑ lin to Pin Input to Output ∑ User Sets	 Summary data required time data arrival time slack Data_arrival_time_calc my_clk CLK CLK_ibuf/U0/U_JOP, CLK_ibuf/U0/U_JOP. 	ulation Clo AD:PAD net AD:Y cell	ck source	CLK		Macro ADLIB:JOPA	•	0.000 0.000 0.000 2.128	13.627 5.333 8.294 0.000 0.000 0.000 2.128	r r 2 r	
2 ∞ Finto Fin Input to Output ∞ User Sets	 Summary data required time data arrival time slack Data_arrival_time_calc my_clk CLK_ibuf/U0/U_JOP. CLK_ibuf/U0/U_JOP. CLK_ibuf/U0/U_JOP. 	ulation Clo AD:PAD net AD:Y cell An net	ck source			ADLIB:10PA	- + D_IN + +	0.000 0.000 0.000 2.128 0.352	13.627 5.333 8.294 0.000 0.000 0.000 2.128 2.480	r r 2 r f	
3 2 1	 Summary data required time data arrival time slack Data_arrival_time_calc my_clk CLK_ibuf/100/U_JOR CLK_ibuf/100/U_JOR CLK_ibuf_RNUQ04: CLK_ibuf_RNUQ04: 	ulation Clo AD:PAD net AD:Y cell An net YWn cell	ck source	CLK CLK_ibuf			+ D_IN + +	0.000 0.000 2.128 0.352 0.105	13.627 5.333 8.294 0.000 0.000 0.000 2.128 2.480 2.585	r 7 2 r f 1 f	
	 Summary data required time data arrival time slack Data_arrival_time_calc my_clk CLK_ibuf/U0/U_JOP. CLK_ibuf/U0/U_JOP. CLK_ibuf/U0/U_JOP. 	ulation Clo AD:PAD net AD:Y cell An net YWn cell YUO_RGB1:An net	ck source	CLK	Q04/U0_YWn	ADLIB:10PA	- + D_IN + +	0.000 0.000 2.128 0.352 0.105 0.466	13.627 5.333 8.294 0.000 0.000 0.000 2.128 2.480	r r 2 r f	

Figure 73 · Maximum Delay Analysis View - Register to Register

- 17. Close SmartTime.
- 18. Close Libero SoC.

false_path.v

SmartTime Static Timing Analyzer for Libero SoC v11.8 User Guide



```
// Description:
// Simple example design to demonstrate use of timing
11
      constraints.
11
// Targeted device: Family::SmartFusion2; Die::M2S050;
11
      Package::484 FBGA;
//
// Author: Vishakh Rayapeta
11
module false_path (D0, D1, D2, RST, CLK, Q);
input
       D0;
input
       D1;
input
       D2;
input
       RST;
input
       CLK;
output Q;
reg
       D0_reg;
       D0_inv_reg;
reg
       D1_reg;
reg
       D2_reg;
reg
reg
      Q_reg;
wire
       XOR2 /*synthesis syn_keep=1*/;
       AND2 /*synthesis syn_keep=1*/;
wire
       OR2 /*synthesis syn_keep=1*/;
wire
wire
       MUX2 /*synthesis syn_keep=1*/;
       NOT1 /*synthesis syn_keep=1*/;
wire
wire NOT2 /*synthesis syn_keep=1*/;
assign Q = Q_reg /*synthesis syn_keep=1*/;
always @(posedge CLK or posedge RST)
begin
   if (RST)
   begin
       D0_reg <= 1'b0;
D0_inv_reg <= 1'b0;
    end
    else
   begin
       D0_reg
                 <= D0;
       D0_inv_reg <= ~D0;
    end
end
assign XOR2 = D0_reg ^ D0_inv_reg;
assign OR2 = D0_inv_reg || D1_reg;
assign AND2 = OR2 && D2_reg;
assign MUX2 = (XOR2) ? (D2_reg) : (AND2);
always @(posedge CLK)
begin
   D1_reg
              <= D1;
   D2_reg
              <= D2;
   Q_reg <= NOT2;
end
not u1 (NOT1, MUX2);
not u2 (NOT2, NOT1);
endmodule
```



Dialog Boxes

Add Path Analysis Set Dialog Box

Use this dialog box to specify a custom path analysis set.

Note: The Analysis menu is available only in Maximum or Minimum Delay Analysis view.

To open the Add Path Analysis Set dialog box (shown below) from the SmartTime Max/Min Delay Analysis View, right-click a path group in the Domain Browser and select **Add Set**.

Tip: You can also click the icon in the SmartTime window bar to display the Add Path Analysis Set dialog box.

Add Path Analysis Set			×
Name:	Trace from:	Source to	sink C Sink to source
Source Pins: DDR0/U0:CLK DDR1/U0:CLK DDRREG2/INBUF_LVDS_0_inst/U0/U2_DDR1 FIFO_inst/FIFO64K36_FULL:RCLK FIFO_inst/FIFO64K36_Q_0_inst:RCLK RAM_inst/RAM64K36_Q_0_inst:WCLK RAM_inst/RAM64K36_Q_1_inst:RCLK RAM_inst/RAM64K36_Q_1_inst:WCLK Rdf_pll0/U0:CLK Rdf_pll1/U0:CLK		k Pins:	
XCMP33/U0/U2_DDR1:CLK XCMP33/U0/U2_DDR2:CLK	>		
Select All		Select All	
Filter source pins:	F	ilter sink pins: —	
Pin Type: Registers by pin names	•	Pin Type:	Registers by pin names 💌
Filter		*	Filter
Help	[ОК	Cancel

Figure 74 · Add Path Analysis Set Dialog Box

Name

Enter the name of your path set.



Trace from

Select whether you want to trace connected pins from **Source to sink** or from **Sink to source**. By default, the pins are traced Source to sink.

Source Pins

Displays a list of available and valid source pins. You can select multiple pins. To select all source pins, click the **Select All** button beneath the Source Pins list.

Select All

Selects all the pins in the Source Pins list to include in the path analysis set.

Filter Source Pins

Enables you to specify thesource **Pin Type** and the **Filter**. The default pin type is Registers by pin name. You can specify any string value for the **Filter**. If you change the pin type, the **Source Pins** shows the updated list of available source pins.

Sink Pins

Displays list of available and valid pins. You can select multiple pins. To select all source pins, click the **Select All** button beneath the **Sink Pins list.**

Select All

Selects all the pins in the Sink Pins list to include in the path analysis set.

Filter Sink Pins

Enables you to specify the sink **Pin Type** and the **Filter**. The default pin type is Registers (by pin). You can specify any string value for the **Filter**. If you change the pin type, the **Sink Pins** shows the updated list of available sink pins.

Analysis Set Properties Dialog Box

Use this dialog box to view information about the user created set.

To open the **Analysis Set Properties** dialog box (shown below) from the Timing Analysis View, right-click any user-created set in the Domain Browser, and choose **Properties** from the shortcut menu.

🔝 Analysis Set Pr	operties	ନ	23
Name :	my_set		
Parent set :			
From :	CoreAHBLite_0/matrix4x16/masterstage_0/SDATASELInt[0]	:CLK	
To :	SERDES_IF_0/SERDESIF_INST/INST_PCIE_IP:AXI_M_WREA	DY_H	READY
Help	OK Canc	el	

Figure 75 · Analysis Set Properties Dialog Box



Name

Specifies the name of the user-created path set.

Parent Set

Specifies the name of the parent path set to which the user-created path set belongs.

Creation filter

From

Specifies a list of source pins in the user-created path set.

То

Specifies a list of sink pins in the user-created path set.

Edit Filter Set Dialog Box

Use this dialog box to specify a filter.

To open the **Edit Filter Set** dialog box (shown below) from the SmartTime Max/Min Delay Analysis view, right-click an existing filter set in the clock domain browser, and then choose **Edit Set** from the shortcut menu.

Edit Path Analysis Set	
Name :- my set1	Trace from :- () Source to sink () Sink to source
Source pins:	Sink Pins:
CFG0_GND_INST:Y CoreAHBLite_0/matrix4x16/masterstage_0/DEFSLAVEDATAS	SerDes_AHBBUS_0/PCIE_SERDES_IF_0/SERDESIF_INST_RNO_ SerDes_AHBBUS_0/PCIE_SERDES_IF_0/SERDESIF_INST_RNO_
CoreAHBLite_0/matrix4x16/masterstage_0/DEFSLAVEDATAS	SerDes_AHBBUS_0/PCIE_SERDES_IF_0/SERDESIF_INST_RNO_
Select All	Select All
Filter source pins:	Filter sink pins:
Pin Type: All pins 🔻	Pin Type: All pins
* Filter	* Filter
Help	OK Cancel

Figure 76 · Edit Path Analysis Set Dialog Box

Name

Specifies the name of the path you want to edit.



Creation filter

Source Pins - Displays a list of source pins in the user-created path set. **Sink Pins** - Displays a list of sink pins in the user-created path set.

See Also

Using filters

Customize Analysis View Dialog Box

Use this dialog box to customize the timing analysis grid.

To open the **Customize Analysis View** dialog box (shown below) from the SmartTime Max/Min Delay Analysis View, click the **Customize table** button (circled in red in the figure below) in the Max/Min Delay Analysis View.

m Delay Analysis View									
Analysis for scenario min Primary	F	om =			то	•	13		
Register to Asynchronous	(ustomize table					Apply F	iter Store Filter	Reset Filter
External Removal Asynchronous to Register a X GL0		Source Pin	Sink Pin	Delay (ns)	Slack (ns)	Arrival (ns)	Required (ns)	Hold (ns)	Skew (n
× Register to Register External Hold	1	FOOR_INIT_0/COREABC_0/	RTG#FODRC_0/U0/INST_	0.764	-0.930	3.010	3.990	1.744	÷
Clock to Output Register to Asynchronous	2	FDDR_INIT_0/COREABC_0/	RTG4FDDRC_0/U0/INST_	0.681	-0.914	2.927	3.841	1.595	
External Removal Asynchronous to Register	3	FOOR_INET_0/COREABC_0/	RTG4PDDRC_0/U0/0NST_	0.766	-0.892	3.012	3.904	1.658	
• v@ 611 *	+	FDOR_INET_0/COREABC_0/	RTG4FDDRC_0/U0/3NST_	0.626	-0.762	2.872	3.634	1.388	
80	5	FDOR_INIT_0/COREABC_0/	RTG4FODRC_0/U0/0NST_	0.717	-0.749	2.963	3.712	1.466	
64	6	POOR_INET_0/COREABC_0/	RTG4PODRC_0/U0/INST_	0,648	-0.727	2.894	3.621	1.375	
41		* [=			m				P
32	1.11	me Summary			Туре	Net			Macro *
16		data arrival time data required time slack							
-0.98 -0.465 0 0.05 0.565		Data_arrival_time_calculat	tion						*

Figure 77 · Customize Table Button

The Customize Paths List Table Dialog Box appears.

Customize Paths List Table	2 ×
Available fields: Clock Source Clock Edge Destination Clock Edge Logic Stage Count Clock Constraint (ns) Multicycle Constraint	Add Source Pin Sink Pin Delay Remove (ns) Slack (ns) Arrival (ns) Move Up Required (ns) Hold (ns) Skew (ns)
Help Restore Default	OK Cancel

Figure 78 · Customize Paths List Dialog Box

Available Fields

Displays a list of all the available fields in the timing analysis grid.

Show These Fields in This Order

Shows the list of fields you want to see in the timing analysis grid. Use **Add** or **Remove** to move selected items from **Available fields** to **Show these fields in this order** or vice versa. You can change the order in which these fields are displayed by using **Move Up** or **Move Down**.

Restore Defaults

Resets all the options in the General panel to their default values.

Manage Clock Domains Dialog Box

Use this dialog box to specify the clock pins you want to see in the Expanded Path view.

To open the Manage Clock Domain dialog box (shown below) from the SmartTime Max/Min Delay Analysis

Manage Clock Domains			8 ×
Available clock domains:		Show the clock domains in	this order:
	Add	my_clk1 my_clk2	
	Remove		
	Move Up		
	Move Down		
Help New Clock		ОК	Cancel

Figure 79 · Manage Clock Domains Dialog Box

Available Clock Domains

Displays alphanumerically sorted list of available clock pins. The first clock pin is selected by default.

Show the Clock Domains in this Order

Shows the clock pins you want to see in the Expanded Path view. Use **Add** or **Remove** to move selected items from **Available clock domains** to **Show the clock domains in this order** or vice versa. You can change the order in which these clock pins are displayed by using **Move Up** or **Move Down**.

New Clock

See Also

Managing Clock Domains

Set False Path Constraint Dialog Box

Use this dialog box to define specific timing paths as being false.



This constraint removes timing requirements on these false paths so that they are not considered during the timing analysis. The path starting points are the input ports or register clock pins and path ending points are the register data pins or output ports. This constraint disables setup and hold checking for the specified paths.

Note: The false path information always takes precedence over multiple cycle path information and overrides maximum delay constraints.

To open the Set False Path Constraint dialog box (shown below) from the SmartTime Constraints Editor, choose **Constraints > False Path**.

t False Path Constraint	
From:	
1	<u>~</u>
<	>
Through:	
	>
To:	
<	>
Comment:	
1	
Help	OK Cancel

Figure 80 · Set False Path Constraint Dialog Box

From

Specifies the starting points for false path. A valid timing starting point is a clock, a primary input, an inout port, or a clock pin of a sequential cell.

Through

Specifies a list of pins, ports, cells, or nets through which the disabled paths must pass.

То

Specifies the ending points for false path. A valid timing ending point is a clock, a primary output, an inout port, or a data pin of a sequential cell.

Comment

Enables you to provide comments for this constraint.



See Also

SmartTime Options Dialog Box - SmartFusion2, IGLOO2, RTG4

Use this dialog box to specify the SmartTime options to perform timing analysis.

This interface includes the following categories:

- General
- Analysis
- Advanced

To open the SmartTime Options dialog box (shown below) from the SmartTime tool, choose **Tools > Options**.

Genera	
--------	--

SmartTime Options	
Option Categories Select a category: General Analysis Advanced	General Operating Conditions Perform maximum delay analysis based on WORST Perform minimum delay analysis based on BEST Clock Domains Include inter-clock domains in calculations for timing analysis. Include inter-clock domains in calculations for timing analysis.
Help	Restore Defaults OK Cancel

Figure 81 · SmartTime Options - General Dialog Box

Operating Conditions

Allows you to perform maximum or minimum delay analysis based on the Best, Typical, or Worst case. By default, maximum delay analysis is based on WORST case and minimum delay analysis is based on BEST case.

Clock Domains

- Include inter-clock domains in calculations for timing analysis: Enables you to specify if SmartTime must use inter-clock domains in calculations for timing analysis. By default, this option is unchecked.
- Enable recovery and removal checks: Enables SmartTime to check removal and recovery time on asynchronous signals. Additional sets are created in each clock domain in Analysis View to report the corresponding paths.

Restore Defaults

Resets all the options in the General panel to their default values.



Analysis

ption Categories	Analysis View
 Select a category: General 	Display of Paths
Analysis Advanced	Limit the number of paths shown in a path set to: 100
	Filter the paths by slack value
	Slack range from: ns to: ns
	Show clock network details in expanded path
	Limit the number of parallel paths in expanded path to:
	Restore Defaults

Figure 82 · SmartTime Options - Analysis View Dialog Box

Display of Paths

Limits the number of paths shown in a path set for timing analysis. The default value is 100. You must specify a number greater than 1.

Filter the paths by slack value

Specifies the slack range between minimum slack and maximum slack. This option is unchecked by default.

Show clock network details in expanded path

Displays the clock network details as well as the data path details in the Expanded Path views.

Limit the number of parallel paths in expanded path to: For each expanded path, specify the maximum number of parallel paths that SmartTime displays. The default number of parallel paths is 1.

Restore Defaults

Resets all the options in the Analysis View panel to their default values.



Advanced

SmartTime Options		? ×
Option Categories Select a category:	Advanced	
General Analysis	Special Situations	
Advanced	Use loopback in bi-directional buffers(bibufs) V Break paths at asynchronous pins Disable non-unate arcs in clock network Scenarios	
	Use this scenario for timing analysis : Use this scenario for timing-driven place-and-route:	Primary Primary
		Restore Defaults
Help		OK Cancel

Figure 83 · SmartTime Options - Advanced Dialog Box

Special Situations

Enables you to specify if you need to use loopback in bi-directional buffers (bibufs) and/or break paths at asynchronous pins.

Scenarios

Enables you to select the scenario to use for timing analysis and for timing-driven place-and-route.

Restore Defaults

Resets all the options in the Analysis View panel to their default values.

Store Filter as Analysis Set Dialog Box

Use this dialog box to specify a filter.

To open the **Store Filter as Analysis Set** dialog box (shown below) from the SmartTime Timing Analyzer, select a path and click the **Store Filter** button in the Analysis View Filter.

Store Filter	as Analysis Set		
Name:	MyFilter01		
Help		ОК	Cancel

Figure 84 · Store Filter as Analysis Set Dialog Box

Name

Specifies the name of the filtered set.

See Also

Using filters



Timing Bottleneck Analysis Options Dialog Box

Use this dialog box to customize the timing bottleneck report.

You can set report bottleneck options for the following categories:

- General pane
- Bottleneck pane
- Sets pane

To open the Timing Bottleneck Analysis Options dialog box (shown below) from the SmartTime tool, choose **Tools > Bottleneck Analysis**.

General Pane

Timing Bottleneck Analysis Opt	ions	?
Option Categories ▲ Select a category: General Bottleneck Sets	General Slack Maximum slack to include	0 ns
Help		Restore Defaults OK Cancel

Figure 85 · Timing Bottleneck Report - General Pane Dialog Box

Slack

Lets you specify whether the reported paths will be filtered by threshold, and if so what will be the maximum slack to report. By default the paths are filtered by slack, and the slack threshold is 0.

Restore Defaults

Resets all the options in the General pane to their default values.



Bottleneck Pane

ption Categories	Bottleneck options	
 Select a category: General Bottleneck 	Cost Type:	Path Count 🔹
Sets	Limit the number of paths per section to:	100
	Limit the number of parallel paths per section to:	1
	Limit the number of reported instances to:	10
		Restore Defaults

Figure 86 · Timing Bottleneck Report - Bottleneck Pane Dialog Box

Bottleneck Options

Cost Type: Select the cost type that SmartTime will include in the bottleneck report. By default, path count is selected. You may select one of the following two items from the drop-down list:

- **Path count**: This cost type associates the severity of the bottleneck to the count of violating/critical paths that traverse the instance. This is the default.
- **Path cost:** This cost type associates the severity of the bottleneck to the sum of the timing violations for the violating/critical paths that traverse the instance.

Limit the number of paths per section to: Specify the maximum number of paths per set type that SmartTime will include per section in the report. The default maximum number of paths reported is 100.

Limit the number of parallel paths per section to: For each expanded path, specify the maximum number of parallel paths that SmartTime will include in the

report. Only cells that lie on these violating paths are reported. The default number of parallel paths is 1.

Limit the number of reported instances: Specify the maximum number of cells that SmartTime will include per section in the report. The default number of cells is 10.

Restore Defaults

Resets all the options in the Bottleneck panel to their default values.



Sets Pane

Option Categories	Bottleneck options Set Selection			
 Select a category: General Bottleneck Sets 	 Entire des Clock Dom 			
Sets	Clock:		*	
	Type:		*	
	🔘 Use existi			
	Name:	_my_set	*	
	🔘 Use Input	to Output Set		
	Filter			
	From:			
	To:			
			Restore Default	s

Figure 87 · Timing Bottleneck Report - Sets Pane Dialog Box

This pane has four mutually exclusive options:

- Entire Design
- Clock Domain
- Use existing user set
- Use Input to Output Set

Entire Design: Select this option to display the bottleneck information for the entire design.

Clock Domain: Select this option to display the bottleneck information for the selected clock domain. You can specify the following options:

- Clock: Allows pruning based on a given clock domains. Only cells that lie on these violating paths are reported.
- Type: This option can only be used in conjunction with -clock. The acceptable values are:

Value	Description	
Register to Register	Paths between registers in the design	
Asynchronous to Register	Paths from asynchronous pins to registers	
Register to Asynchronous	Paths from registers to asynchronous pins	
External Recovery	The set of paths from inputs to asynchronous pins	
External Setup	Paths from input ports to register	
Clock to Output	Paths from registers to output ports	

Use existing user set: Displays the bottleneck information for the existing user set selected. Only paths that lie within the name set are will be considered towards the bottleneck report.



Filter: Allows you to filter the bottleneck report by the following options:

• From: Reports only cells that lie on violating paths that start at locations specified by this option.

• To: Reports only cells that lie on violating paths that end at locations specified by this option.

Filter defaults to all outputs.

Restore Defaults

Resets all the options in the Paths panel to their default values.

See Also

Bottleneck Analysis

Timing Datasheet Report Options Dialog Box

Use this dialog box to select the output format for your timing datasheet report.

To open the **Timing Datasheet Report Options** dialog box (shown below) from the SmartTime Max/Min Delay Analysis view, choose **Tools > Reports > Datasheet**.

You can generate your report in one of two formats:

Plain Text

Select this option to save your report to disk in plain ASCII text format.

Comma Separated Values

Select this option to save your report to disk in comma-separated value format (.CSV) format, which you can import into a spreadsheet.

Option Categories	General
Select a category: General	Format Image: Plain Text Image: Comma Separated Values Image: Edit generated XML file name
	Restore Defaults

Figure 88 · Datasheet Report Options - Comma Separated Values

Restore Defaults

Resets the option to its default value, which is Plain Text.



Timing Report Options Dialog Box

Use this dialog box to customize the timing report.

You can set report options for the following categories:

- <u>General</u>
- Paths
- <u>Sets</u>
- Clock Domains

To open the Timing Report Options dialog box (shown below) from the SmartTime Max/Min Delay Analysis View, choose **Tools > Reports> Timer**.

General

Timing Report Options	१ 🗾
Option Categories Select a category: General Paths Sets Clock Domains	General Format Plain Text Comma Separated Values Edit generated XML file name Summary Include a summary of timing results in this report Slack Filter paths by slack threshold Maximum slack to include ns
Help	OK Cancel

Figure 89 · Timing Report Options - General Dialog Box

Format

Specifies whether or not the report will be exported as a Comma Separated Value (CSV) file or a plain text file. By default, the **Plain Text** option is selected.

Summary

Specifies whether or not the summary section will be included in the report. By default, this option is selected.

Analysis

Specifies the type of analysis to be included in the timing report. It can be either a Maximum Delay Analysis report or Minimum Delay Analysis report. By default, the Maximum Delay Analysis report is included in the timing report.

Slack

Specifies whether the reported paths will be filtered by threshold, and if so what will be the maximum slack to report. By default, the paths are not filtered by slack.

Restore Defaults

Resets all the options in the General panel to their default values.

Patł	າຣ
------	----

Timing Report Options		×
Option Categories Select a category: General Paths Sets Clock Domains	Paths Display of paths Include detailed path information in this report Limit the number of reported paths per section to: 1 Limit the number of expanded paths per section to: 1 Limit the number of parallel paths in expanded path to: 1 Restore Default	5
Help	OK Cancel	

Figure 90 · Timing Report Options - Paths Dialog Box

Display of Paths

Include detailed path information in this report: Check this box to include the detailed path information in the timing report.

Limit the number of reported paths per section to: Specify the maximum number of paths that SmartTime will include per section in the report.

Limit the number of expanded paths per section to: Specify the maximum number of expanded paths that SmartTime will include per section in the report.

Limit the number of parallel paths in expanded path to: For each expanded path, specify the maximum number of parallel paths that SmartTime will include in the report. The default number of parallel paths is 1.

Restore Defaults

Resets all the options in the Paths panel to their default values.



Sets

Timing Report Options		×
Option Categories - Select a category: - General - Paths - Sets - Clock Domains	Sets Display of Sets Include user sets in this report Include Input to Output sets in this report	lts
Help	OK Cancel	

Figure 91 · Timing Report Options - Sets Dialog Box

Display of Sets

Specifies whether or not the user sets will be included in the timing report.

User sets are either filters that you have created and stored on the default paths sets (Register to Register, Inputs to Register, etc.) or Pin to Pin user sets. By default, the paths for these sets are not reported. In addition, specify whether the Inputs to Output sets will be included in the report. By default, the Input to Output sets are reported.

Restore Defaults

Resets both options in the Sets panel to their default values.



Clock Domains

Timing Report Options		×
Timing Report Options Option Categories Select a category: General Paths Sets Clock Domains	Clock Domains Display of Clock Domains Include clock domains Include clock domains Limit reporting on clock domains to specified domains CLK PLL_CLK ULEDLS_BLOCK/U[1]_count[1]:C ULEDLS_BLOCK/U[2]_count[2]:C ULEDLS_BLOCK/U[3]_count[3]:C ULEDLS_BLOCK/U[4]_count[4]:C ULEDLS_BLOCK/U[5]_count[6]:C ULEDLS_BLOCK/U[6]_count[6]:C ULEDLS_BLOCK/U[7]_count[7]:C	×
Help	Restore Defaults OK Cancel]

Figure 92 · Timing Report Options - Clock Domains Dialog Box

Display of Clock Domains

Lets you specify what clock domains will be included in the report. By default, the current clock domains used by the timing engine will be reported.

Include Clock Domains

Enables you to include or exclude clock domains in the report. Click the checkbox to include clock domains.

Limit reporting on clock domains to specified domains

Lets you include one or more of the clock domain names in the box, or include additional clock domain names using **Select Domains**.

Restore Defaults

Resets all options in the Clock Domains panel to their default values.

See Also

<u>Generating a datasheet report</u> <u>Understanding datasheet reports</u>

Timing Violations Report Options Dialog Box

Use this dialog box to customize the timing violation report.

You can set report violation options for the following categories:

- General
- Paths

To open the Timing Report Options dialog box (shown below) from the SmartTime tool, choose **Tools > Reports > Timing Violations**.



General

Timing Violations Report Options	? —————————————————————————————————————
Option Categories Select a category: General Paths	General Format Plain Text Comma Separated Values Edit generated XML file name Slack Filter paths by slack threshold Maximum slack to include 0 ns
Help	Restore Defaults OK Cancel

Figure 93 · Timing Violations Report - General Dialog Box

Format

Specifies whether or not the report will be exported as a Comma Separated Value (CSV) file or a plain text file. By default, the **Plain Text** option is selected.

Analysis

Lets you specify what type of analysis will be reported in the report. By default, the report includes Maximum Delay Analysis.

Slack

Lets you specify whether the reported paths will be filtered by threshold, and if so what will be the maximum slack to report. By default the paths are filtered by slack, and the slack threshold is 0.

Restore Defaults

Resets all the options in the General panel to their default values.



Paths

Timing Violations Report Options		? ×
Option Categories Select a category:	Display of paths	
General Paths	✓ Limit the number of reported paths	
	Limit the number of paths per section to:	100
	Limit the number of expanded paths per section to:	0
	Limit the number of parallel paths in expanded path to:	1
		Restore Defaults
Help		OK Cancel

Figure 94 · Timing Violations Report - Paths Dialog Box

Display of paths

Limit the number of reported paths: Check this box to limit the number of paths in the report. By default, the number of paths is limited.

Limit the number of paths per section to: Specify the maximum number of paths that SmartTime will include per section in the report. The default maximum number of paths reported is 100.

Limit the number of expanded paths per section to: Specify the maximum number of expanded paths that SmartTime will include per section in the report. The default number of expanded paths is 0.

Limit the number of parallel paths in expanded path to: For each expanded path, specify the maximum number of parallel paths that SmartTime will include in the report. The default number of parallel paths is 1.

Restore Defaults

Resets all the options in the Paths panel to their default values.

See Also

<u>Generating timing violation report</u> <u>Understanding timing violation report</u>



Data Change History - SmartTime

The data change history lists features, enhancements and bug fixes for the current software release that may impact timing data of the current design.

To generate a data change history, from the **Help** menu, choose **Data Change History**. This opens a data change history in text format.




Figure 95 · SmartTime Data Change History Report



Tcl Commands

create_set

Tcl command; creates a set of paths to be analyzed. Use the arguments to specify which paths to include. To create a set that is a subset of a clock domain, specify it with the -clock and -type arguments. To create a set that is a subset of an inter-clock domain set, specify it with the $-source_clock$ and $-sink_clock$ arguments. To create a set that is a subset (filter) of an existing named set, specify the set to be filtered with the $-parent_st$ argument.

create_set\ -name <name>\ -parent_set <name>\ -type <set_type>\ -clock <clock name>\ source_clock <clock name>\ -sink_clock <clock name>\ -in_to_out\ -source <port/pin pattern>\
-sink <port/pin pattern>

Arguments

-name <name>

Specifies a unique name for the newly created path set.

-parent_set <<u>name</u>>

Specifies the name of the set to filter from.

-clock <clock_name>

Specifies that the set is to be a subset of the given clock domain. This argument is valid only if you also specify the -type argument.

-type <value>

Specifies the predefined set type on which to base the new path set. You can only use this argument with the -clock argument, not by itself.

Value	Description
reg_to_reg	Paths between registers in the design
async_to_reg	Paths from asynchronous pins to registers
reg_to_async	Paths from registers to asynchronous pins
external_recovery	The set of paths from inputs to asynchronous pins
external_removal	The set of paths from inputs to asynchronous pins
external_setup	Paths from input ports to registers
external_hold	Paths from input ports to registers
clock_to_out	Paths from registers to output ports

-in_to_out

Specifies that the set is based on the "Input to Output" set, which includes paths that start at input ports and end at output ports.

-source_clock <clock_name>

Specifies that the set will be a subset of an inter-clock domain set with the given source clock. You can only use this option with the $-sink_clock$ argument.



-sink_clock <clock_name>

Specifies that the set will be a subset of an inter-clock domain set with the given sink clock. You can only use this option with the _source_clock argument.

```
-source <port/pin_pattern>
```

Specifies a filter on the source pins of the parent set. If you do not specify a parent set, this option filters all pins in the current design.

-sink <port/pin_pattern>

Specifies a filter on the sink pins of the parent set. If you do not specify a parent set, this option filters all pins in the current design.

Examples

```
create_set -name { my_user_set } -source { C* } -sink { D* }
create_set -name { my_other_user_set } -parent_set { my_user_set } -source { CL* }
create_set -name { adder } -source { ALU_CLOCK } -type { REG_TO_REG } -sink { ADDER* }
create_set -name { another_set } -source_clock { EXTERN_CLOCK } -sink_clock {
MY_GEN_CLOCK }
```

expand_path

Tcl command; displays expanded path information (path details) for paths. The paths to be expanded are identified by the parameters required to display these paths with list_paths. For example, to expand the first path listed with list_paths -clock {MYCLOCK} -type {register_to_register}, use the command expand_path - clock {MYCLOCK} -type {register_to_register}. Path details contain the pin name, type, net name, cell name, operation, delay, total delay, and edge as well as the arrival time, required time, and slack. These details are the same as details available in the SmartTime Expanded Path window.

expand_path
-index value
-set name
-clock clock name
-type set_type
-analysis {max | min}
-format {csv | text}
-from_clock clock name
-to_clock clock name

Arguments

-index value

Specify the index of the path to be expanded in the list of paths. Default is 1.

```
-analysis {max | min}
```

Specify whether the timing analysis is done is max-delay (setup check) or min-delay (hold check). Valid values: max or min.

```
-format {csv | text}
```

Specify the list format. It can be either text (default) or csv (comma separated values). The former is suited for display the latter for parsing.

-set name

Displays a list of paths from the named set. You can either use the -set option to specify a user set by its name or use both -clock and -type to specify a set.

-clock clock name

Displays the set of paths belonging to the specified clock domain. You can either use this option along with -type to specify a set or use the -set option to specify the name of the set to display.

-type set_type



Specifies the type of paths in the clock domain to display in a list. You can only use this option with the - clock option. You can either use this option along with -clock to specify a set or use the -set option to specify a set name.

Value	Description
reg_to_reg	Paths between registers in the design
external_setup	Path from input ports to registers
external_hold	Path from input ports to registers
clock_to_out	Path from registers to output ports
reg_to_async	Path from registers to asynchronous pins
external_recovery	Set of paths from inputs to asynchronous pins
external_removal	Set of paths from inputs to asynchronous pins
async_to_reg	Path from asynchronous pins to registers

-from_clock clock_name

Displays a list of timing paths for an inter-clock domain set belonging to the source clock specified. You can only use this option with the -to_clock option, not by itself.

-to_clock clock_name

Displays a list of timing paths for an inter-clock domain set belonging to the sink clock specified. You can only use this option with the -from_clock option, not by itself.

-analysis name

Specifies the analysis for the paths to be listed. The following table shows the acceptable values for this argument.

Value	Description
maxdelay	Maximum delay analysis
mindelay	Minimum delay analysis

-index list_of_indices

Specifies which paths to display. The index starts at 1 and defaults to 1. Only values lower than the max_paths option will be expanded.

-format value

Specifies the file format of the output. The following table shows the acceptable values for this argument:

Value	Description	
text	ASCII text format	
csv	Comma separated value file format	

Examples

Note: The following example returns a list of five paths:

puts [expand_path -clock { myclock } -type {reg_to_reg }]



puts [expand_path -clock {myclock} -type {reg_to_reg} -index { 1 2 3 } -format text]

See Also

list_paths

list_paths

Tcl command; returns a list of the *n* worst paths matching the arguments. The number of paths returned can be changed using the set_options -limit_max_paths $<_{value}>$ command.

```
list_paths
-analysis <max | min>
-format <csv | text>
-set <name>
-clock <clock name>
-type <set_type>
-from_clock <clock name>
-to_clock <clock name>
-in_to_out
-from <port/pin pattern>
-to <port/pin pattern>
```

Arguments

-analysis <max | min>

Specifies whether the timing analysis is done for max-delay (setup check) or min-delay (hold check). Valid values are: max or min.

-format < text | csv >

Specifies the list format. It can be either text (default) or csv (comma separated values). Text format is better for display and csv format is better for parsing.

-set <<u>name</u>>

Returns a list of paths from the named set. You can either use the -set option to specify a user set by its name or use both -clock and -type to specify a set.

-clock <clock name>

Returns a list of paths from the specified clock domain. This option requires the -type option.

-type <*set_type*>

Specifies the type of paths to be included. It can only be used along with -clock. Valid values are:

reg_to_reg -- Paths between registers

external_setup -- Path from input ports to data pins of registers

external_hold -- Path from input ports to data pins of registers

clock_to_out -- Path from registers to output ports

reg_to_async -- Path from registers to asynchronous pins of registers

external_recovery -- Path from input ports to asynchronous pins of registers

external_removal -- Path from input ports to asynchronous pins of registers

async_to_reg -- Path from asynchronous pins to registers

-from_clock <*clock name*>

Used along with -to_clock to get the list of paths of the inter-clock domain between the two clocks.

-to_clock <*clock name*>

Used along with -from_clock to get the list of paths of the inter-clock domain between the two clocks. -in_to_out

Used to get the list of path between input and output ports.

-from <port/pin pattern>



Filter the list of paths to those starting from ports or pins matching the pattern. -to <port/pin pattern> Filter the list of paths to those ending at ports or pins matching the pattern.

Example

The following command displays the list of register to register paths of clock domain clk1: puts [list_paths -clock clk1 -type reg_to_reg]

See Also

create_set expand_path set_options

remove_set

Tcl command; removes a set of paths from analysis. Only user-created sets can be deleted.

```
remove_set -name name
```

Parameters

-name *nam*e

Specifies the name of the set to delete.

Example

The following command removes the set named my_set: remove_set -name my_set

See Also

create_set

report

Tcl command; specifies the type of reports to generate and what to include in the reports.

```
report -type (timing|violations | datasheet|bottleneck | constraints_coverage |
combinational_loops)
       -analysis <max_or_min>\
       -format (csv|text)
        <filename>
        timing options
           -max_parallel_paths <number>
           -max_paths <number>
           -print_summary (yes | no)
           -use_slack_threshold (yes no)
           -slack_threshold <double>
           -print_paths (yes|no)
           -max_expanded_paths <number>
           -include_user_sets (yes|no)
           -include_clock_domains (yes|no)
           -select_clock_domains <clock name list>
```



```
-limit_max_paths (yes|no)
-include_pin_to_pin (yes|no)
bottleneck options
-cost_type (path_count|path_cost)
-max_instances <number>
-from <port/pin pattern>
-to <port/pin pattern>
-set_type <set_type>
-set_name <set name>
-clock <clock name>
-from_clock <clock name>
-to_clock <clock name>
```

-in_to_out

Arguments

-type

Value	Description
timing	Timing Report
violations	Timing Violation Report
constraints_coverage	Constraints Coverage Report
combinational_loops	Combinational Loops Report

-analysis

Value	Description	
max	Timing report considers maximum analysis (default).	
min	Timing report considers minimum analysis.	
text	Generates a text report (default).	
csv	Generates the report in a comma-separated value format which you can import into a spreadsheet.	

-filename

Specifies the file name for the generated report.

Timing Options and Values

Parameter/Value	Description
-max_parallel_paths <number></number>	Specifies the max number of parallel paths. Parallel paths are timing paths with the same start and end points.
-max_paths <number></number>	Specifies the max number of paths to display for each set. This value is a positive integer value greater than zero. Default is 100.
-print_summary <yes no></yes no>	Yes to include and No to exclude the summary section in the timing report.



Parameter/Value	Description
-use_slack_threshold <yes no></yes no>	Yes to include slack threshold and no to exclude threshold in the timing report. The default is to exclude slack threshold.
-slack_threshold <double></double>	Specifies the threshold value to consider when reporting path slacks. This value is in nanoseconds (ns). By default, there is no threshold (all slacks reported).
-print_paths (yes no)	Specifies whether the path section (clock domains and in- to-out paths) will be printed in the timing report. Yes to include path sections (default) and no to exclude path sections from the timing report.
-max_expanded_paths <number></number>	Specifies the max number of paths to expand per set. This value is a positive integer value greater than zero. Default is 100.
-include_user_sets (yes no)	If yes, the user set is included in the timing report. If no, the user set is excluded in the timing report.
-include_clock_domains (yes no)	Yes to include and no to exclude clock domains in the timing report.
-select_clock_domains <clock_name_list></clock_name_list>	Defines the clock domain to be considered in the clock domain section. The domain list is a series of strings with domain names separated by spaces. Both the summary and the path sections in the timing report display only the listed clock domains in the clock_name_list.
-limit_max_paths (yes no)	Yes to limit the number of paths to report. No to specify that there is no limit to the number of paths to report (the default).
-include_pin_to_pin (yes no)	Yes to include and no to exclude pin-to-pin paths in the timing report.

Bottleneck Options and Values

Parameter/Value	Description
-cost_type <path_count path_cost></path_count path_cost>	Specifies the cost_type as either path_count or path_cost. For path_count, instances with the greatest number of path violations will have the highest bottleneck cost. For path_cost, instances with the largest combined timing violations will have the highest bottleneck cost.
-max_instances <number></number>	Specifies the maximum number of instances to be reported. Default is 10.
-from <port pattern="" pin=""></port>	Reports only instances that lie on violating paths that start at locations specified by this option.
-to <port pattern="" pin=""></port>	Reports only instances that lie on violating paths that end at locations specified by this option.



Parameter/Value	Description
-clock <clock name=""></clock>	This option allows pruning based on a given clock domain. Only instances that lie on these violating paths are reported.
-set_name <set name=""></set>	Displays the bottleneck information for the named set. You can either use this option or use both -clock and -type. This option allows pruning based on a given set. Only paths that lie within the named set will be considered towards bottleneck.
-set_type <set_type></set_type>	This option can only be used in combination with the -clock option, and not by itself. The options allows you to filter which type of paths should be considered towards the bottleneck:
	 reg_to_reg - Paths between registers in the design
	 async_to_reg - Paths from asynchronous pins to registers
	 reg_to_async - Paths from registers to asynchronous pins
	 external_recovery - The set of paths from inputs to asynchronous pins
	 external_removal - The set of paths from inputs to asynchronous pins
	 external_setup - Paths from input ports to registers
	 external_hold - Paths from input ports to registers
	 clock_to_out - Paths from registers to output ports
-from_clock <clock name></clock 	Reports only bottleneck instances that lie on violating timing paths of the inter-clock domain that starts at the source clock specified by this option. This option can only be used in combination with -to_clock.
-to_clock <clock name=""></clock>	Reports only instances that lie on violating paths that end at locations specified by this option.
-in_to_out	Reports only instances that lie on violating paths that begin at input ports and end at output ports.

Example

The following example generates a timing violation report named timing_viol.txt. The report considers an analysis using maximimum delays and does not filter paths based on slack threshold. It reports two paths per section and one expanded path per section.

```
report -type timing_violations \
  -analysis max -use_slack_threshold no \
  -limit_max_paths -yes \
  -max_paths 2 \
  -max_expanded_paths 1\
  timing_viol.txt
```



save

Tcl command; saves all changes made prior to this command. This includes changes made on constraints, options and sets.

save

Arguments

None

Example

The following script sets the maximum number of paths reported by list_paths to 10, reads an SDC file, and save both the option and the constraints into the design project:

```
set_options -limit_max_paths 10
read_sdc somefile.sdc
save
```

See Also

set_options

set_options (SmartFusion2, IGLOO2, RTG4)

SmartTime-specific Tcl command; sets options for timing analysis. Some options will also affect timingdriven place-and-route. The same parameters can be changed in the SmartTime Options dialog box in the SmartTime GUI.

set_options

```
[-max_opcond value ]
[-min_opcond value]
[-interclockdomain_analysis value]
[-use_bibuf_loopbacks value]
[-use_bibuf_loopbacks value]
[-enable_recovery_removal_checks value]
[-break_at_async value]
[-break_at_async value]
[-filter_when_slack_below value]
[-filter_when_slack_below value]
[-filter_when_slack_above value]
[-remove_slack_filters]
[-limit_max_paths value]
[-expand_clock_network value]
[-expand_parallel_paths value]
[-analysis_scenario value]
[-tdpr_scenario value]
[-reset]
```

Arguments

-max_opcond value

Sets the operating condition to use for Maximum Delay Analysis. The following table shows the acceptable values for this argument. Default is *worst*.

Value	Description
worst	Use Worst Case conditions for Maximum Delay Analysis
typical	Use Typical conditions for Maximum Delay Analysis



Value	Description
best	Use Best Case conditions for Maximum Delay Analysis

-min_opcond value

Sets the operating condition to use for Minimum Delay Analysis. The following table shows the acceptable values for this argument. Default is *best*.

Value	Description
best	Use Best Case conditions for Minimum Delay Analysis
typical	Use Typical conditions for Minimum Delay Analysis
worst	Use Worst Case conditions for Minimum Delay Analysis

-interclockdomain_analysis value

Enables or disables inter-clock domain analysis. Default is yes.

Value	Description
yes	Enables inter-clock domain analysis
no	Disables inter-clock domain analysis

-use_bibuf_loopbacks value

Instructs the timing analysis whether to consider loopback path in bidirectional buffers (D->Y, E->Y)as false-path {no}. Default is *yes*; i.e., loopback are false paths.

Value	Description
yes	Enables loopback in bibufs
no	Disables loopback in bibufs

-enable_recovery_removal_checks value

Enables recovery checks to be included in max-delay analysis and removal checks in min-delay analysis. Default is *yes*.

Value	Description
yes	Enables recovery and removal checks
no	Disables recovery and removal checks

-break_at_async value

Specifies whether or not timing analysis is allowed to cross asynchronous pins (clear, reset of sequential elements). Default is *no*.

Value	Description
yes	Enables breaking paths at asynchronous ports



Value	Description
no	Disables breaking paths at asynchronous ports

-filter_when_slack_below value

Specifies a minimum slack value for paths reported by list_paths. Not set by default. -filter_when_slack_above value

Specifies a maximum slack value for paths reported by list_paths. Not set by default. -remove_slack_filters

Removes the slack minimum and maximum set using -filter_when_slack_below and filter_when_slack_above.

-limit_max_paths value

Specifies the maximum number of paths reported by list_paths. Default is 100.

-expand_clock_network value

Specify whether or not clock network details are reported in expand_path. Default is yes.

Value	Description
yes	Enables expanded clock network information in paths
no	Disables expanded clock network information in paths

-expand_parallel_paths value

Specify the number of parallel paths {paths with the same ends} to include in expand_path. Default is 1. -analysis_scenario value

Specify the constraint scenario to be used for timing analysis. Default is *Primary*, the default scenario. -tdpr_scenario value

Specify the constraint scenario to be used for timing-driven place-and-route. Default is Primary, the default scenario.

-reset

Reset all options to the default values, except those for analysis and TDPR scenarios, which remain unchanged.

Examples

The following script commands the timing engine to use best operating conditions for both max-delay analysis and min-delay analysis:

set_options -max_opcond {best} -min_opcond {best}

The following script changes the scenario used by timing-driven place-and-route and saves the change in the Libero project for place-and-route tools to see the change.

set_options -tdpr_scenario {My_TDPR_Scenario}

See Also

save



Glossary

arrival time

Actual time in nanoseconds at which the data arrives at a sink pin when considering the propagation delays across the path.

asynchronous

Two signals that are not related to each other. Signals not related to the clock are usually asynchronous.

capture edge

The clock edge that triggers the capture of data at the end point of a path.

clock

A periodic signal that captures data into sequential elements.

critical path

A path with the maximum delay between a starting point and an end point. In the presence of a clock constraint, the worst critical path between registers in this clock domain is the path with the worst slack.

dynamic timing analysis

The standard method for verifying design functionality and performance. Both pre-layout and post-layout timing analysis can be performed via the SDF interface.

exception

See timing exception.

explicit clock

Clock sources that can be traced back unambiguously from the clock pin of the registers they deserve, including the output of a DLL or PLL.

filter

A set of limitations applied to object names in timing analysis to generate target specific sets.

launch edge

The clock edge that triggers the release of data from a starting point to be captured by another clock edge at an end point.

minimum period

Timing characteristic of a path between two registers. It indicates how fast the clock will run when this path is the most critical one. The minimum period value takes into consideration both the skew and the setup on the receiving register.

parallel paths

Paths that run in parallel between a given source and sink pair.



path

A sequence of elements in the design that identifies a logical flow starting at a source pin and ending at a sink pin.

path details

An expansion of the path that shows all the nets and cells between the source pin and the sink pin.

path set

A collection of paths.

paths list

Same as path set.

post-layout

The state of the design after you run Layout. In post-layout, the placement and routing information are available for the whole design.

potential clock

Pins or ports connected to the clock pins of sequential elements that the Static Timing Analysis (STA) tool cannot determine whether they are is enabled sources or clock sources. This type of clock is generally associated with the use of gated clocks.

pre-layout

The state of the design before you run Layout. In pre-layout, the placement and routing information are not available.

recovery time

The amount of time before the active clock edge when the de-activation of asynchronous signals is not allowed.

removal time

The amount of time after the active clock edge when the de-activation of asynchronous signals is not allowed.

required time

The time at which the data must be at a sink pin to avoid being in violation.

requirement

See timing requirement.

scenario (timing constraints scenario)

Set of timing constraints defined by the user.

setup time

The time in nanoseconds relative to a clock edge during which the data at the input to a sequential element must remain stable.



sink pin

The pin located at the end of the timing path. This pin is usually the one where arrival time and required time are evaluated for path violation.

skew

The difference between the clock insertion delay to the clock pin of a sink register and the insertion delay to the clock pin of a source register.

slack

The difference between the arrival time and the required time at a specific pin, generally at the data pin of a sequential component.

slew rate

The time needed for a signal to transition from one logic level to another.

source pin

The pin located at the beginning of a timing path.

STA

See static timing analysis.

standard delay format (SDF)

Standard Delay Format, a standard file format used to store design data suited for back-annotation.

static timing analysis

An efficient technique to identify timing violations in a design and to ensure that all timing requirements are met. It is well suited for traditional synchronous designs. The main advantages are that it does not require input vectors, and it exclusively covers all possible paths in the design in a relatively short run-time.

synopsys design constraint (SDC)

A standard file format for timing constraints. Synopsys Design Constraints (SDC) is a Tcl-based format used by Synopsys tools to specify the design intent, including the timing and area constraints for a design. Microsemi SoC tools use a subset of the SDC format to capture supported timing constraints. You can import or export an SDC file from the Designer software. Any timing constraint that you can enter using Designer tools, can also be specified in an SDC file.

timing constraint

A requirement or limitation on the design to be satisfied during the design implementation.

timing exception

An exception to a general requirement usually applied on a subset of the objects on which the requirement is applied.

timing requirement

A constraint on the design usually determined by the specifications at the system level.



virtual clock

A virtual clock is a clock with no source associated to it. It is used to describe clocks outside the FPGA that have an impact on the timing analysis inside the FPGA. For example, if the I/Os are synchronous to an external clock.

WLM

Wire Load Model. A timing model used in pre-layout to estimate a net delay based on the fan-out. ction.