Microsemi makes no warranty, representation, or guarantee regarding the information contained herein or the suitability of its products and services for any particular purpose, nor does Microsemi assume any liability whatsoever arising out of the application or use of any product or circuit. The products sold hereunder and any other products sold by Microsemi have been subject to limited testing and should not be used in conjunction with mission-critical equipment or applications. Any performance specifications are believed to be reliable but are not verified, and Buyer must conduct and complete all performance and other testing of the products, alone and together with, or installed in, any end-products. Buyer shall not rely on any data and performance specifications or parameters provided by Microsemi. It is the Buyer’s responsibility to independently determine suitability of any products and to test and verify the same. The information provided by Microsemi hereunder is provided “as is, where is” and with all faults, and the entire risk associated with such information is entirely with the Buyer. Microsemi does not grant, explicitly or implicitly, to any party any patent rights, licenses, or any other IP rights, whether with regard to such information itself or anything described by such information. Information provided in this document is proprietary to Microsemi, and Microsemi reserves the right to make any changes to the information in this document or to any products and services at any time without notice.

About Microsemi

Microsemi, a wholly owned subsidiary of Microchip Technology Inc. (Nasdaq: MCHP), offers a comprehensive portfolio of semiconductor and system solutions for aerospace & defense, communications, data center and industrial markets. Products include high-performance and radiation-hardened analog mixed-signal integrated circuits, FPGAs, SoCs and ASICs; power management products; timing and synchronization devices and precise time solutions, setting the world’s standard for time; voice processing devices; RF solutions; discrete components; enterprise storage and communication solutions, security technologies and scalable anti-tamper products; Ethernet solutions; Power-over-Ethernet ICs and midspans; as well as custom design capabilities and services. Learn more at www.microsemi.com.
## Contents

1 Revision History ................................................. 1
   1.1 Revision 8.0 ........................................... 1
   1.2 Revision 7.0 ........................................... 1
   1.3 Revision 6.0 ........................................... 1
   1.4 Revision 5.0 ........................................... 1
   1.5 Revision 4.0 ........................................... 1
   1.6 Revision 3.0 ........................................... 1
   1.7 Revision 2.0 ........................................... 2
   1.8 Revision 1.0 ........................................... 2

2 PolarFire FPGA 10GBASE-R Ethernet Loopback ................. 3
   2.1 Design Requirements .................................... 3
   2.2 Prerequisites ........................................... 4
   2.3 Demo Design ............................................ 4
      2.3.1 Design Implementation .................................. 5
      2.3.2 Design Blocks and IP Configuration ......................... 6
      2.3.3 Clocking Structure .................................... 11
      2.3.4 Reset Structure ...................................... 11
   2.4 Simulating the 10GBASE-R Ethernet Loopback Design .......... 12
      2.4.1 Prerequisites ....................................... 12
      2.4.2 Design Description ................................... 13
      2.4.3 Design Implementation ................................ 14
      2.4.4 Simulation Flow ..................................... 15

3 Libero Design Flow ............................................... 19
   3.1 Synthesize ............................................... 19
   3.2 Place and Route ......................................... 20
      3.2.1 Resource Utilization .................................. 21
   3.3 Verify Timing ............................................ 21
   3.4 Generate FPGA Array Data ................................ 21
   3.5 Configure Design Initialization Data and Memories .......... 22
   3.6 Generate Bitstream ....................................... 22
   3.7 Run Program Action ...................................... 23

4 Running the Demo ................................................. 24

5 Appendix 1: Programming the Device Using FlashPro Express .... 27

6 Appendix 2: Enabling SyncE in 10G BaseR Design ................. 30
   6.1 Prerequisite ............................................ 30
   6.2 Design Implementation ................................... 31
      6.2.1 Transceiver .......................................... 32
   6.3 Libero Design Flow ...................................... 33
   6.4 Programming the Device Using FlashPro Express ............... 33
   6.5 Running the Demo ....................................... 34

7 Appendix 3: References .......................................... 36
# Figures

<table>
<thead>
<tr>
<th>Figure</th>
<th>Description</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>Figure 1</td>
<td>Hardware Implementation Block Diagram</td>
<td>5</td>
</tr>
<tr>
<td>Figure 2</td>
<td>10GBASE-R Loopback Hardware Design Libero Implementation</td>
<td>5</td>
</tr>
<tr>
<td>Figure 3</td>
<td>CORE10GMAC Configuration</td>
<td>7</td>
</tr>
<tr>
<td>Figure 4</td>
<td>Transceiver Interface Configuration</td>
<td>8</td>
</tr>
<tr>
<td>Figure 5</td>
<td>Transmit PLL Configuration</td>
<td>9</td>
</tr>
<tr>
<td>Figure 6</td>
<td>Transceiver Reference Clock Configuration</td>
<td>9</td>
</tr>
<tr>
<td>Figure 7</td>
<td>Clocking Structure</td>
<td>11</td>
</tr>
<tr>
<td>Figure 8</td>
<td>Reset Structure</td>
<td>12</td>
</tr>
<tr>
<td>Figure 9</td>
<td>Testbench and 10GBASE-R Ethernet Loopback Design Interaction</td>
<td>13</td>
</tr>
<tr>
<td>Figure 10</td>
<td>Libero Implementation of the top SmartDesign Module</td>
<td>14</td>
</tr>
<tr>
<td>Figure 11</td>
<td>Libero Implementation of the top-tb SmartDesign Module</td>
<td>15</td>
</tr>
<tr>
<td>Figure 12</td>
<td>Use Automatic DO File Option Selected</td>
<td>15</td>
</tr>
<tr>
<td>Figure 13</td>
<td>O_CORE_RX_SRESET and O_CORE_RX_SRESET at 0</td>
<td>16</td>
</tr>
<tr>
<td>Figure 14</td>
<td>Ethernet Packet Sent</td>
<td>17</td>
</tr>
<tr>
<td>Figure 15</td>
<td>Good Packets Count Incremented by 1</td>
<td>18</td>
</tr>
<tr>
<td>Figure 16</td>
<td>Libero Design Flow Options</td>
<td>19</td>
</tr>
<tr>
<td>Figure 17</td>
<td>Edit with I/O Editor Option</td>
<td>20</td>
</tr>
<tr>
<td>Figure 18</td>
<td>I/O Editor Transceiver View</td>
<td>20</td>
</tr>
<tr>
<td>Figure 19</td>
<td>Component Locations Updated in user_fp.pdc File</td>
<td>21</td>
</tr>
<tr>
<td>Figure 20</td>
<td>Design and Memory Initialization Window</td>
<td>22</td>
</tr>
<tr>
<td>Figure 21</td>
<td>PolarFire Evaluation Board Setup</td>
<td>23</td>
</tr>
<tr>
<td>Figure 22</td>
<td>10G Ethernet Settings</td>
<td>24</td>
</tr>
<tr>
<td>Figure 23</td>
<td>Link Status</td>
<td>24</td>
</tr>
<tr>
<td>Figure 24</td>
<td>Stream Block Addition</td>
<td>24</td>
</tr>
<tr>
<td>Figure 25</td>
<td>Stream Block Added</td>
<td>25</td>
</tr>
<tr>
<td>Figure 26</td>
<td>Port Load Settings</td>
<td>25</td>
</tr>
<tr>
<td>Figure 27</td>
<td>Ethernet Traffic Data</td>
<td>26</td>
</tr>
<tr>
<td>Figure 28</td>
<td>FlashPro Express Job Project</td>
<td>27</td>
</tr>
<tr>
<td>Figure 29</td>
<td>New Job Project from FlashPro Express Job</td>
<td>28</td>
</tr>
<tr>
<td>Figure 30</td>
<td>Programming the Device</td>
<td>28</td>
</tr>
<tr>
<td>Figure 31</td>
<td>FlashPro Express—RUN PASSED</td>
<td>29</td>
</tr>
<tr>
<td>Figure 32</td>
<td>Hardware Implementation</td>
<td>30</td>
</tr>
<tr>
<td>Figure 33</td>
<td>10GBASE-R Loopback Hardware Design Libero Implementation —SyncE</td>
<td>31</td>
</tr>
<tr>
<td>Figure 34</td>
<td>Transceiver—SyncE</td>
<td>32</td>
</tr>
<tr>
<td>Figure 35</td>
<td>Transmit PLL—SyncE</td>
<td>33</td>
</tr>
<tr>
<td>Figure 36</td>
<td>Frequency Offset—SyncE Disabled</td>
<td>34</td>
</tr>
<tr>
<td>Figure 37</td>
<td>Frequency Offset Between TX and RX</td>
<td>35</td>
</tr>
<tr>
<td>Figure 38</td>
<td>Frequency Offset—SyncE Enabled</td>
<td>35</td>
</tr>
</tbody>
</table>
## Tables

<table>
<thead>
<tr>
<th>Table</th>
<th>Description</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>Table 1</td>
<td>Design Requirements</td>
<td>3</td>
</tr>
<tr>
<td>Table 2</td>
<td>Hardware Design Clock Frequencies</td>
<td>4</td>
</tr>
<tr>
<td>Table 3</td>
<td>Core10GMAC Configuration</td>
<td>8</td>
</tr>
<tr>
<td>Table 4</td>
<td>Simulation Signals</td>
<td>14</td>
</tr>
<tr>
<td>Table 5</td>
<td>Resource Utilization</td>
<td>21</td>
</tr>
<tr>
<td>Table 6</td>
<td>Jumper Settings for PolarFire Device Programming</td>
<td>23</td>
</tr>
</tbody>
</table>
1 Revision History

The revision history describes the changes that were implemented in the document. The changes are listed by revision, starting with the current publication.

1.1 Revision 8.0

The following is a summary of the changes made in this revision.

- Updated the document for Libero SoC v12.2.
- Removed the references to Libero version numbers.

1.2 Revision 7.0

Updated the document to include features and enhancements introduced in the Libero SoC v12.0.

1.3 Revision 6.0

The following is a summary of the changes made in this revision.

- Updated the document to include features and enhancements introduced in the Libero SoC PolarFire v2.2 release.
- Added new Appendix for Enabling SyncE in 10G BaseR Design. For more information, see Appendix 2: Enabling SyncE in 10G BaseR Design, page 30.

1.4 Revision 5.0

Updated the document for Libero SoC PolarFire v2.1 release.

1.5 Revision 4.0

The following is a summary of the changes made in this revision.

- The document was updated to include features and enhancements introduced in the Libero SoC PolarFire v2.0 release.
- The design requirements were updated. For more information, see Design Requirements, page 3.
- Details about the demo design, including the hardware implementation block diagram, were updated. For more information, see Demo Design, page 4.
- Libero design implementation details were updated. For more information, see Figure 2, page 5.
- IP configuration details were updated. For more information, see 10GBASE-R Loopback Hardware Design Libero Implementation, page 5.
- Clocking Structure diagram was added. For more information, see Figure 7, page 11.
- A new section which details the reset structure of the design is added. For more information, see Reset Structure, page 11.
- Information about simulating the design was updated. For more information, see Simulating the 10GBASE-R Ethernet Loopback Design, page 12.

1.6 Revision 3.0

The following is a summary of the changes made in this revision.

- The document was updated to include features and enhancements introduced in the Libero SoC PolarFire v1.1 SP1 release.
- Hardware requirements were added, and software requirements were updated to include Spirent TestCenter and FlashPro. For more information, see Design Requirements, page 3.
- Information about how to program the device was added. For more information, see Programming the Device Using FlashPro, page 25.
- Information about how to run the hardware reference design was added. For more information, see Running the Demo, page 24.
1.7 Revision 2.0

The following is a summary of the changes made in revision 2.0 of this document.

- The document was updated for Libero SoC PolarFire v1.1 release.
- Information about resource utilization was added. For more information, see Resource Utilization, page 21.

1.8 Revision 1.0

The first publication of this document.
The PolarFire® FPGA 10G Ethernet solution is compliant to IEEE 802.3ae standard, which supports data transfer rates up to 10.3125 Gbps. The advantages offered using PolarFire FPGAs for building 10G Ethernet solutions include: the use of low-power transceivers, low-power FPGA fabric, and an in-built SyncE-compliant jitter attenuation.

The 10G Ethernet solution is implemented using the CORE10GMAC soft IP Media Access Control (MAC) core, which can be configured either in 10GBASE-KR mode or 10GBASE-R mode.

This demo design includes the following two designs, which can be used as reference designs for building a 10GBASE-R Ethernet loopback application:

- a 10GBASE-R Ethernet 64-bit loopback design that can be used for simulation
- a 10GBASE-R Ethernet 32-bit loopback design that can be run on the PolarFire Evaluation Board using Spirent TestCenter

These demo designs can be programmed using either of the following options:

- **Using the `.job` file**: To program the device using the `.job` file provided with the design files, see Appendix 1: Programming the Device Using FlashPro Express, page 27
- **Using Libero SoC**: To program the device using Libero SoC, see Libero Design Flow, page 19. Use this option when the demo design is modified.

### Design Requirements

The following table lists the hardware and software requirements for running the demo.

<table>
<thead>
<tr>
<th>Requirement</th>
<th>Version</th>
</tr>
</thead>
<tbody>
<tr>
<td>Operating system</td>
<td>Windows 7 or Windows 10</td>
</tr>
<tr>
<td><strong>Hardware</strong></td>
<td></td>
</tr>
<tr>
<td>PolarFire Evaluation Kit (MPF300-EVAL-KIT)</td>
<td>Rev D or later</td>
</tr>
<tr>
<td>Spirent test module for 10G Ethernet traffic generation</td>
<td></td>
</tr>
<tr>
<td>Optical fiber cable</td>
<td></td>
</tr>
<tr>
<td>Small form-factor pluggable (SFP+) module</td>
<td></td>
</tr>
<tr>
<td><strong>Software</strong></td>
<td></td>
</tr>
<tr>
<td>Libero SoC</td>
<td></td>
</tr>
<tr>
<td>Synplify Pro</td>
<td></td>
</tr>
<tr>
<td>Spirent TestCenter</td>
<td></td>
</tr>
<tr>
<td>FlashPro Express</td>
<td></td>
</tr>
<tr>
<td>ModelSim</td>
<td></td>
</tr>
</tbody>
</table>

**Note**: Refer to the readme.txt file provided in the design files for the software versions used with this reference design.

**Note**: Libero SmartDesign and configuration screen shots shown in this guide are for illustration purpose only. Open the Libero design to see the latest updates.
2.2 Prerequisites

Before you begin:

1. For demo design files download link:
   http://soc.microsemi.com/download/rsc/?f=mpf_dg0757_df

2. Download and install Libero SoC (as indicated in the website for this design) on the host PC from the following location:
   https://www.microsemi.com/product-directory/design-resources/1750-libero-soc#downloads

3. From the Project menu, click Open Project.

4. Navigate to the mpf_dg0757_df/mpf_10GBaseR_df/Libero_Project folder, select the Libero_Project.prjx file, and click Open.

5. Download all the IP cores from Libero SoC > Catalog:

   Note: To simulate this demo design, see Simulating the 10GBASE-R Ethernet Loopback Design, page 12.

2.3 Demo Design

The 10GBASE-R Ethernet loopback hardware design loops back the Ethernet traffic generated by the Spirent test module through the CORE10GMAC IP. A FIFO logic is implemented in the RTL to loop the Rx signals of the Core10G MAC back to the Tx signals of the MAC.

This looped back data is sent through the TX interface of the transceiver that is received by the Spirent TestCenter. Using the Spirent TestCenter software, the received data is analyzed for throughput rate and errors in the incoming packets.

The 10GBASE-R Ethernet loopback design includes the following components:

- CORE10GMAC: Serves as a 10-Gbps Ethernet MAC that transmits and receives the Ethernet packets.
- Transceiver: Acts as a 10GBASE-R physical interface for data transfers; configured for 64b/66b encoding/decoding with scrambler/descrambler enabled with a PCS interface width of 32 bits to the CORE10GMAC.
- CoreABC: Configures the CORE10GMAC registers.
- FIFO interface logic: Loops back the CORE10GMAC Rx data to Tx data.
- PF_TX_PLL: Generates the bit clock required for the transceiver.
- PF_XCVR_REF_CLK: Generates the fabric clock and the reference clock for the transceiver and the TX_PLL.

The following table lists the clock frequencies used in the design.

<table>
<thead>
<tr>
<th>Clock</th>
<th>Frequency (MHz)</th>
</tr>
</thead>
<tbody>
<tr>
<td>CDR reference clock</td>
<td>156.25</td>
</tr>
<tr>
<td>Transceiver bit clock</td>
<td>5156.25</td>
</tr>
<tr>
<td>I_SYS_CLOCK</td>
<td>156.25</td>
</tr>
<tr>
<td>I_CORE_TX_CLK</td>
<td>322.26</td>
</tr>
<tr>
<td>I_CORE_RX_CLK</td>
<td>322.26</td>
</tr>
<tr>
<td>PCLK</td>
<td>50</td>
</tr>
</tbody>
</table>

Table 2 • Hardware Design Clock Frequencies
The following figure shows the top-level block diagram of the PolarFire 10GBASE-R Ethernet loopback hardware implementation.

**Figure 1 • Hardware Implementation Block Diagram**

![Hardware Implementation Block Diagram](image)

2.3.1 Design Implementation

The following figure shows the Libero implementation of the 10GBASE-R Ethernet loopback hardware design.

**Figure 2 • 10GBASE-R Loopback Hardware Design Libero Implementation**

![10GBASE-R Loopback Hardware Design Libero Implementation](image)
2.3.2 Design Blocks and IP Configuration

The following IPs need to be configured before simulating and implementing the demo design.

- Core10GMAC, page 6
- Transceiver Interface, page 8
- Transmit PLL, page 9
- Transceiver Reference Clock, page 9
- CoreABC, page 10
- CoreAPB3, page 10
- PF_POWER_INIT, page 10
- PF_CCC_0, page 10
- FiFo_wrapper_Top, page 10

2.3.2.1 Core10GMAC

Core10GMAC is configured for 10GBASE-R mode with a core data width of 32 bits. Core data width is the width of the data path connected to the transceiver interface. The system data width, that is, the width of the interface to the user logic, is configured as 64 bits. (In this demo, the FiFo_wrapper_top module provides this interface.)

The Tx and Rx Pause features are disabled, and both the MAC TX FIFO depth and MAC RX FIFO depth are set to 256.
The following figure shows the settings selected in the CORE10GMAC Configurator.

Figure 3 • CORE10GMAC Configuration
The Core10GMAC IP is configured using the CoreABC soft processor. The Core10GMAC configuration for the demo design is as follows:

**Table 3 • Core10GMAC Configuration**

<table>
<thead>
<tr>
<th>Register</th>
<th>Address</th>
<th>Offset</th>
<th>Bit</th>
<th>Binary Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>MAC Tx Config Register</td>
<td>(0xA)</td>
<td>0x3</td>
<td>cfg_sys_mac_tx_en</td>
<td>1</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0x4</td>
<td>sys_mac_tx_fcs_ins</td>
<td>1</td>
</tr>
<tr>
<td>MAC Rx Config Register</td>
<td>(0xB)</td>
<td>0x0</td>
<td>mac_rx_fcs_remove</td>
<td>1</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0x3</td>
<td>cfg_sys_mac_rx_en</td>
<td>1</td>
</tr>
</tbody>
</table>

For information about the features and registers of Core10GMAC, see Libero SoC > Catalog > Core10GMAC Handbook.

### 2.3.2.2 Transceiver Interface

The PolarFire high-speed transceiver (PF_XCVR) is a hard IP block and supports data rates from 250 Mbps to 12.5 Gbps. In this demo, PF_XCVR is configured for the data rate of 10312.5 Mbps. It is configured with a CDR reference clock of 156.25 MHz with lock to data selected as the CDR lock mode. The PCS of the transceiver is interfaced with CORE10GMAC. It is configured for the 64/66b mode with scrambler/descrambler enabled. The scrambler, which is self-synchronizing, generates sufficient transitions to aid data and clock recovery at the CDR. The following figure shows the transceiver interface configuration.

**Figure 4 • Transceiver Interface Configuration**
2.3.2.3  Transmit PLL

The PolarFire transmit PLL (PF_TX_PLL) is a hard IP block that provides a bit clock and a reference clock to the transceiver block. The transmit PLL is configured with a reference clock of 156.25 MHz and generates an output clock of 10312.5 Mbps.

The following figure shows the transmit PLL configuration.

*Figure 5* • Transmit PLL Configuration

2.3.2.4  Transceiver Reference Clock

The transceiver reference clock (PF_XCVR_REF_CLK) is a hard IP block that provides a reference clock (REF_CLK) of 156.25 MHz to the transmit PLL and a fabric reference clock (FAB_REF_CLK) which is provided as an input to the Clock Conditioning circuit (CCC) to generate the pclk (for configuration) and I_SYS_CLK of the CORE10GMAC.

The following figure shows the transceiver reference clock configuration.

*Figure 6* • Transceiver Reference Clock Configuration
2.3.2.5 **CoreABC**

CoreABC is a configurable, low-gate count controller intended for Advanced Microcontroller Bus Architecture Advanced Peripheral Bus (AMBA APB)-based designs. Because this demo design requires only a few registers to be configured, and no dynamic changes are required in the configuration, the CoreABC processor is used in this design. Depending on the application requirements, RISC-V, Cortex-M1, or any other soft processor may be used for configuring the registers.

2.3.2.6 **CoreAPB3**

CoreAPB3 is a bus component that provides an AMBA AHB fabric for interconnection between an APB master and up to 16 APB slaves. CoreAPB3 supports a single APB3 master. In this design, CoreAPB3 is used to connect the CoreABC APB master interface to the CORE10GMAC APB slave interface.

2.3.2.7 **PF_POWER_INIT**

The PF_POWER_INIT block ensures the device is powered up systematically. The process of powering up the device includes three steps:

1. Power-on reset
2. Programmed device boot
3. Design initialization

During design initialization, the transceiver configuration is initialized using the data stored in the non-volatile memory. The output of the PF_POWER_INIT block is ANDed with the resets used in the design to reset the entire logic.

2.3.2.8 **PF_CCC_0**

The PolarFire Clock Conditioning Circuitry (CCC) block takes an input clock of 156.25 MHz from the FAB_REF_CLK signal (output of PF_XCVR_REF_CLK) and generates a 50 MHz clock at OUT0 and 156.25 MHz clock at OUT1. The OUT0 port of the CCC is used for the configuration and OUT1 is used for the user logic in the design.

2.3.2.9 **FiFo_wrapper_Top**

FiFo_wrapper_Top is a user-defined RTL module, which uses the CoreFIFO IP to loop the MAC RX PACKET INTERFACE to the MAC TX PACKET INTERFACE.
2.3.3 Clocking Structure

This design has one clock domain. The on-board 156.25 MHz crystal oscillator generates the clocks used in the demo design. The clock divider generates 40 MHz clock for the XCVR_ERM. The following figure shows the clocking structure of the design.

Figure 7 • Clocking Structure

2.3.4 Reset Structure

The reset structure of the design is shown in Figure 8, page 12. The output of the PF_POWER_INIT monitor ANDed with PLL_Lock_0 is used to reset the logic in the design. This output is combined with following signals to reset the modules in the design:

- The output is ANDed with O_SYS_MAC_RX_RDY to reset the COREABC and Fifo_wrapper_top module. CoreABC configures the CORE10GMAC when MAC RX is ready.
- The output is NAND with the transceiver control signal, LANE0_RX_VAL, and is used to reset the RX path of the CORE10GMAC. The MAC RX path is held in reset until the transceiver, LANE0_RX_VAL, is driven to ‘1’.

The PF_POWER_INIT monitor output, ANDed with the transceiver control signal, LANE0_TX_STABLE, issued to reset the TX path of the CORE10GMAC.

The MAC TX path is held in reset until the transceiver, LANE0_TX_STABLE, is driven to ‘1’. The LANE0_PCS_ARST_N signal of PF_XCVR is reset using O_CORE_TX_SRESET of the CORE10GMAC.
2.4 Simulating the 10GBASE-R Ethernet Loopback Design

The following sections list the prerequisites for simulation of the 10GBASE-R Ethernet loopback design, provide details about the design implementation, and describe the simulation flow.

2.4.1 Prerequisites

Before you begin:

1. Start Libero SoC, and select Project > Tool Profiles.
2. In the Tool Profiles window, select Synthesis and Simulation on the Tools panes, and select the latest active installation directory paths for these two tools.
3. From the Project menu, click Open Project.
The Open Project dialog box opens.
4. Navigate to the mpf_dg0757_df/merge/10GBaseR_df/Simulation_Project/BaseR_Sim folder, select the BaseR_Sim.prjx file, and click Open.
The PolarFire 10G Ethernet Simulation design project opens in Libero.
5. Download the following IP cores from Libero SoC Catalog:
   - PF_XCVR
   - PF_TX_PLL
   - PF_XCVR_REF_CLK
   - CORE10GMAC
   - CoreABC

The following figure shows the interaction between testbench and the design.
2.4.2 Design Description

The 10GBASE-R Ethernet loopback simulation design includes the following components:

- **Testbench_10g**: Top testbench module that generates the clocks required for the device under test (DUT) and the testbench submodule, and interconnects the ports from DUT to the testbench submodule.
- **top_tb**: Testbench submodule, which consists of the following major blocks:
  - CoreABC: Configures 10G MAC registers.
  - packet_generator_checker: Performs the packet generator function of defining the Ethernet frame to be transmitted to CORE10GMAC (packet generator). Performs the packet checker function of receiving the looped back Ethernet frame from the CORE10GMAC and comparing it with the transmitted frame.
  - CORE10GMAC: 10-Gbps Ethernet MAC configured in Base-R mode which transmits and receives the Ethernet packets.
- **top**: DUT block of the design, which consists of the following major blocks:
  - CORE10GMAC: 10-Gbps Ethernet MAC configured in Base-R mode which transmits and receives the Ethernet packets.
  - Transceiver: 10GBASE-R physical interface for data transfers; configured in 64b/66b mode with a PCS fabric width of 64 bits.
  - CoreABC: Configures the CORE10GMAC registers.
• FIFO interface logic: Loops back the Ethernet packets; implemented in Verilog RTL. The following table lists the simulation signals transmitted between the Testbench_10g, top, and top_tb blocks.

Table 4 • Simulation Signals

<table>
<thead>
<tr>
<th>Output From</th>
<th>Input To</th>
<th>Signal</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>testbench_10g</td>
<td>top, top_tb</td>
<td>SYSCLK</td>
<td>156.25-MHz clock</td>
</tr>
<tr>
<td></td>
<td></td>
<td>OUT0_FABCLK_0_net_0</td>
<td>50-MHz clock</td>
</tr>
<tr>
<td>top</td>
<td>testbench_10g</td>
<td>LANE0_RXD_P</td>
<td>Rx port signals</td>
</tr>
<tr>
<td></td>
<td></td>
<td>LANE0_RXD_N</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>LANE0_TXD_P</td>
<td>Tx port signals</td>
</tr>
<tr>
<td></td>
<td></td>
<td>LANE0_TXD_N</td>
<td></td>
</tr>
<tr>
<td>top_tb</td>
<td>testbench_10g</td>
<td>LANE0_RXD_P_0</td>
<td>Rx port signals</td>
</tr>
<tr>
<td></td>
<td></td>
<td>LANE0_RXD_N_0</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>LANE0_TXD_P_0</td>
<td>Tx port signals</td>
</tr>
<tr>
<td></td>
<td></td>
<td>LANE0_TXD_N_0</td>
<td></td>
</tr>
</tbody>
</table>

2.4.3 Design Implementation

The following figure shows the Libero implementation of the top SmartDesign module.

Figure 10 • Libero Implementation of the top SmartDesign Module
The following figure shows the Libero implementation of the top_tb SmartDesign module.

**Figure 11 • Libero Implementation of the top-tb SmartDesign Module**

### 2.4.4 Simulation Flow

The design can be simulated using ModelSim ME 10.7C Pro provided with the Libero SoC installation. The following sections describe the simulation flow for each of these ModelSim versions.

#### 2.4.4.1 Initiating Simulation with ModelSim ME 10.7C Pro

1. In Libero SoC, go to **Project > Project Settings > Simulation options > DO file**, and ensure the **Use automatic DO file** check box is selected, as shown in the following figure.

   **Figure 12 • Use Automatic DO File Option Selected**
2.4.4.2 Simulation Results

When the simulation is initiated, ModelSim compiles all the design source files, runs the simulation, and launches the waveform viewer to show the simulation signals. The simulation results of the 10GBASE-R loopback design are as follows:

1. At 0 ns, the testbench drives the 156.25 MHz system clock to the DUT.
2. The MAC is released out of the reset. Signal O_CORE_RX_SRESET and O_CORE_RX_SRESET are at 0, as shown in the following figure.

Figure 13 • O_CORE_RX_SRESET and O_CORE_RX_SRESET at 0

3. The packet generator starts to send the packet. The start signal triggers the packet generation. The size of the packet is set to 0x32 (80 bytes). The sent packet can be viewed on the signals under the TX SIGNALS divider in the wave window.
4. The packet checker receives the sent packet. The signals can be viewed under the RX SIGNALS divider in the wave window. The packet sent matches with the packet received.

5. The packet checker compares the incoming packet with the sent packet and increments the good packets (good_pckts) count by 1, as shown in the following figure.
The sent packet is looped back, and no errors are observed in the received packet, showing successful completion of 10GBASE-R Ethernet loopback.
This chapter describes the Libero design flow, which involves the following processes:

- **Synthesize**, page 19
- **Place and Route**, page 20
- **Verify Timing**, page 21
- **Generate FPGA Array Data**, page 21
- **Configure Design Initialization Data and Memories**, page 22
- **Generate Bitstream**, page 22
- **Run Program Action**, page 23

The following figure shows these options in the Design Flow tab.

### Figure 16 • Libero Design Flow Options

#### 3.1 Synthesize

To synthesize the design, perform the following steps:

1. On the **Design Flow** window, double-click **Synthesize**.
   When the synthesis is successful, a green tick mark appears next to **Synthesize**, as shown in Figure 16, page 19.

2. Right-click **Synthesize** and select **View Report** to view the synthesis report and log files in the **Reports** tab. View the **top_SD.srr** and **top_SD_compile_netlist.log** files to debug synthesis and compile errors.
3.2 Place and Route

To place and route the design, TX_PLL, XCVR_REF_CLK, and PF_XCVR must be configured using the I/O Editor. Follow these steps to configure the components and place and route the design.

2. On the I/O Attributes tab, click Edit with I/O Editor, as shown in the following figure.

**Figure 17 • Edit with I/O Editor Option**

3. Using the XCVR View in I/O Editor, place TX_PLL, XCVR_REF_CLK, and PF_XCVR TX as shown in the following figure.

**Figure 18 • I/O Editor Transceiver View**

When all the components are placed, the location of the components is updated in the user_fp.pdc file (located in Constraint Manager > Floor planner tab), as shown in the following figure.
4. On the **Design Flow** window, double-click **Place and Route**. When place and route is successful, a green tick mark appears next to **Place and Route**, as shown in Figure 16, page 19.

5. Right-click **Place and Route** and select **View Report** to view the place and route report and log files in the **Reports** tab. View the **top_place_and_route_constraint_coverage.xml** file for place and route constraint coverage.

### 3.2.1 Resource Utilization

The resource utilization report is written to the **TOP_SD_layout_log.log** file. To view this file, go to the **Reports** tab > **top reports** > **Place and Route**. The following table lists the resource utilization of the design after place and route. These values may vary slightly for different Libero runs, settings, and seed values.

<table>
<thead>
<tr>
<th>Type</th>
<th>Used</th>
<th>Total</th>
<th>Percentage</th>
</tr>
</thead>
<tbody>
<tr>
<td>4LUT</td>
<td>4695</td>
<td>299544</td>
<td>1.57</td>
</tr>
<tr>
<td>DFF</td>
<td>4787</td>
<td>299544</td>
<td>1.60</td>
</tr>
<tr>
<td>I/O register</td>
<td>510</td>
<td>1536</td>
<td>0.00</td>
</tr>
<tr>
<td>Logic element</td>
<td>6134</td>
<td>299544</td>
<td>2.05</td>
</tr>
</tbody>
</table>

### 3.3 Verify Timing

To verify timing, perform the following steps:

1. On the **Design Flow** window, double-click **Verify Timing**. When the design meets the timing requirements, a green tick mark appears next to **Verify Timing**, as shown in Figure 16, page 19.

2. Right-click **Verify Timing** and select **View Report** to view the verify timing report and log files in the **Reports** tab.

### 3.4 Generate FPGA Array Data

On the **Design Flow** tab, double-click **Generate FPGA Array Data**. When the FPGA array data is generated, a green tick mark appears next to **Generate FPGA Array Data**, as shown in Figure 16, page 19.
3.5 Configure Design Initialization Data and Memories

The **Configure Design Initialization Data and Memories** option creates the non-PCIe transceiver initialization client, which initializes the transceiver block when the PolarFire device powers up.

To create the transceiver initialization client, perform the following steps:

1. On the Design Flow window, double-click **Configure Design Initialization Data and Memories**.

   **Figure 20**  •  Design and Memory Initialization Window

   ![Design and Memory Initialization Window](image)

   The Design and Memory Initialization window opens, as shown in the following figure.

   Under **Second stage pane (sNVM)** enter the start address where the transceiver initialization client should be created in the sNVM, as shown in the preceding figure.

2. On the Design Flow window, double-click the **Generate Design Initialization Data** to generate the initialization client.

   When the initialization client is generated, a green tick mark appears next to **Generate Design Initialization Data**, as shown in **Figure 16**, page 19.

3.6 Generate Bitstream

To generate the bitstream, perform the following steps:

1. On the Design Flow tab, double-click **Generate Bitstream**.

   When the bitstream is successfully generated, a green tick mark appears next to **Generate Bitstream**, as shown in **Figure 16**, page 19.

2. Right-click **Generate Bitstream** and select **View Report** to view the corresponding log file in the **Reports** tab.
3.7  Run Program Action

After generating the bitstream, the PolarFire device must be programmed. Follow these steps to program the PolarFire device.

1. Ensure that the jumper settings on the board are as listed in the following table

<table>
<thead>
<tr>
<th>Jumper</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>J18, J19, J20, J21, and J22</td>
<td>Short pin 2 and 3 for programming the PolarFire FPGA through FTDI</td>
</tr>
<tr>
<td>J28</td>
<td>Short pin 1 and 2 for programming through the on-board FlashPro Express</td>
</tr>
<tr>
<td>J26</td>
<td>Short pin 1 and 2 for programming through the FTDI SPI</td>
</tr>
<tr>
<td>J27</td>
<td>Short pin 1 and 2 for programming through the FTDI SPI</td>
</tr>
<tr>
<td>J39</td>
<td>Short pin 1 and 2 for enabling the TX</td>
</tr>
<tr>
<td>J4</td>
<td>Short pin 1 and 2 for manual power switching using SW3</td>
</tr>
</tbody>
</table>

2. Connect the power supply cable to the J9 connector on the board.
3. Connect the host PC to the J5 connector (FTDI port) on the board using a USB cable.
4. Power on the board using the SW3 slide switch.

The following figure shows the PolarFire Evaluation Board setup for programming the device and running the reference design.

![Figure 21 • PolarFire Evaluation Board Setup](image)

5. Double-click Run PROGRAM Action from the Libero > Design Flow tab. When the device is successfully programmed, a green tick mark appears next to Run PROGRAM Action, as shown in Figure 16, page 19.

For information about running the demo, see Running the Demo, page 24.
4 Running the Demo

Follow these steps to run the PolarFire 10GBASE-R loopback hardware demo design on the PolarFire Evaluation Board.

1. Insert a 10G SFP+ module into the J36 connector (SFP+ module cage) on the board.
2. Connect the J36 connector to the Spirent test module using an optical fiber cable.
3. On the host PC, start the Spirent TestCenter software.
4. In the Spirent TestCenter tree, under All Ports, click the port to which the optical fiber cable is connected. (In this demo, it is Port //1/2.)
5. On the 10Gig General tab, select Ethernet.
6. Under Ethernet Mode, select 10G LAN, and click Apply, as shown in the following figure. The attachment module details are automatically detected and populated.

![Figure 22 • 10G Ethernet Settings](image)

After the changes are applied, the link status icon for the port turns green, indicating that communication has been established between the Spirent test module and the PolarFire Evaluation Board.

![Figure 23 • Link Status](image)
7. Click **Traffic Generator**, and in the **Add** list, click **Add Raw Stream Block**, as shown in the following figure.

**Figure 24 • Stream Block Addition**

Select any one of the frame type from the options. Configure the frame size and frame format as shown in the following figure. Click **OK**.

**Figure 25 • Stream Block Added**
8. Click **Port Load** (highlighted in blue in the Figure 25, page 25), and make sure that under **Fixed load settings**, the speed is set to 10000 Mbps, as shown in the following figure. Click **OK**.

*Figure 26 • Port Load Settings*

9. To begin Ethernet traffic generation, click the **Start Traffic on all ports** icon. The **Port Traffic and Counters** section starts displaying details of the Ethernet traffic:
   - The **Basic Traffic Results** section displays a real-time count of the Ethernet frames being transmitted and received. The number of Ethernet frames transmitted from the Spirent test module to the PolarFire Evaluation Board is displayed in the **Total Tx Count** field, and the number of Ethernet frames looped back by the PolarFire Evaluation Board to the Spirent test module is displayed in the **Total Rx Count** field.
   - The **Aggregate Port Tx Rate** section shows the rate at which the data is being transmitted.

*Figure 27 • Ethernet Traffic Data*

As shown in the preceding figure, 10G Ethernet packets transmitted from the Spirent test module are successfully looped back by the PolarFire Evaluation Board.

10. Click **Stop Generating Traffic** icon to stop generating traffic from the Spirent test module.
Appendix 1: Programming the Device Using FlashPro Express

This chapter describes how to program the PolarFire device with the Job programming file using a FlashPro programmer. The default location of the Job file are located at the following location:

mpf_dg0757_df\Programming_Files\DG0757_PF_10GBaseR.job

and

mpf_dg0757_df\Programming_Files\DG0757_PF_10GBaseR_SYNCE.job

To program the PolarFire device using FlashPro Express, complete the following steps:

1. Ensure that the jumper settings on the board are the same as listed in Table 6, page 23.

   Note: The power supply switch must be switched off while making the jumper connections.

2. Connect the power supply cable to the J9 connector on the board.

3. Connect the USB cable from the Host PC to the J5 (FTDI port) on the board.

4. Power on the board using the SW3 slide switch.

5. On the host PC, launch the FlashPro Express software.

6. To create a new job project, click New or

   In the Project menu, select New Job Project from FlashPro Express Job, as shown in the following figure.

   ![FlashPro Express Job Project](image)

   Figure 28 • FlashPro Express Job Project

7. Enter the following in the New Job Project from FlashPro Express Job dialog box:

   - Programming job file: Click Browse, and navigate to the location where the .job file is located and select the file. The default location is: \download_folder\mpf_dg0757_df\Programming_Files

   - FlashPro Express job project location: Click Browse and navigate to the location where you want to save the project.
8. Click **OK**. The required programming file is selected and ready to be programmed in the device.
9. The FlashPro Express window appears as shown in the following figure. Confirm that a programmer number appears in the Programmer field. If it does not, confirm the board connections and click **Refresh/Rescan Programmers**.

**Figure 29 • New Job Project from FlashPro Express Job**

**Figure 30 • Programming the Device**
10. Click **RUN**. When the device is programmed successfully, a RUN PASSED status is displayed as shown in the following figure.

*Figure 31 • FlashPro Express—RUN PASSED*

11. Close **FlashPro Express** or in the **Project** tab, click **Exit**.
Appendix 2: Enabling SyncE in 10G BaseR Design

This section describes how to enable the SyncE Complaint Jitter Attenuation Phase Locked Loop (JA PLL) in the 10G BaseR Design. The design is validated using Optical Network Tester (ONT). The reference design describes how to build the 10G BaseR design with the JA PLL enabled.

6.1 Prerequisite

Before you begin:

1. Start Libero SoC, and select **Project > Tool Profiles**.
2. In the Tool Profiles window, select **Synthesis** and **Simulation** on the **Tools** panes, and select the latest active installation directory paths for these two tools.
3. From the Project menu, click **Open Project**. The Open Project dialog box appears.
4. Navigate to the mpf dg0757 df/MPF_SyncE dfLibero_Project folder, select the Libero_Project.prjx file, and click **Open**.
   The PolarFire 10G BaseR Ethernet SyncE reference design opens in the Libero.
5. Download the IP cores from Libero SoC Catalog.

The following figure shows the Hardware implementation of the 10G Base-R Ethernet SyncE loopback design.

**Figure 32 • Hardware Implementation**
6.2 Design Implementation

The following figure shows the Libero implementation of the 10G Base-R Ethernet loopback design with Jitter Attenuator PLL enabled.

*Figure 33* • 10GBASE-R Loopback Hardware Design Libero Implementation —SyncE
6.2.1 Transceiver

To enable the Jitter attenuator DPLL, select the Enable JA_CLK in addition to the settings specified in Transceiver as shown in the following figure.

Figure 34 • Transceiver—SyncE
6.2.1.1 Transmit PLL

The clock option is set to Jitter cleaning mode to enable the Jitter attenuator PLL as shown in the following figure.

**Figure 35** • Transmit PLL—SyncE

The remaining IP configurations, clocking structure, and the reset structure of this design is same as the demo design explained earlier. For more information, see Demo Design, page 4.

6.3 Libero Design Flow

For more information, see Libero Design Flow, page 19.

6.4 Programming the Device Using FlashPro Express

The .job programming file is programmed using a FlashPro Express programmer. The file is located at:

`mpf_dg0757_df\Programming_Files`

For more information, see Appendix 1: Programming the Device Using FlashPro Express, page 27.
6.5 Running the Demo

Follow these steps to run the PolarFire 10GBASE-R loopback hardware demo design on the PolarFire Evaluation Board.

1. The reference design is validated using the ONT. There exists the ppm offset in the TX and RX frequencies when the Jitter cleaning Mode is not enabled in the TX PLL as shown in the following figure.

Figure 36 • Frequency Offset—SyncE Disabled
2. When the design is built with Jitter Cleaning Mode of TX PLL enabled the Frequency offset between Tx and Rx is 0 ppm.

**Figure 37 • Frequency Offset Between TX and RX**

3. When the Tx clock frequency is offset by 100 ppm, the Rx Clock frequency also gets adjusted by 100 ppm, which shows the JA PLL is tracking and adjusting the clock as per the offset in the received Clock.

**Figure 38 • Frequency Offset—SyncE Enabled**
Appendix 3: References

This section lists documents that provide more information about the concepts and features covered in this demo guide.

- For more information about 10G Ethernet, refer to the IEEE 802.3 standard in the IEEE website.
- For more information about PolarFire transceiver blocks, see UG0677: PolarFire FPGA Transceiver User Guide.
- For more information about Libero, ModelSim, and Synplify, visit Microsemi Libero SoC webpage.