Contents

1 Revision History ............................................. 1
   1.1  Revision 5.0 ........................................ 1
   1.2  Revision 4.0 ........................................ 1
   1.3  Revision 3.0 ........................................ 1
   1.4  Revision 2.0 ........................................ 1
   1.5  Revision 1.0 ........................................ 1

2 1G Ethernet Overview ....................................... 2

3 PolarFire FPGA Evaluation Kit Ethernet Support .............. 3

4 Building Blocks for 1G Ethernet Solutions .................... 4
   4.1  Soft Processor IP ................................... 4
   4.2  Ethernet MAC IP (CoreTSE) .......................... 4
   4.3  Ethernet Interface IP ................................. 5
   4.4  Transmit PLL .......................................... 5
   4.5  IP Licensing .......................................... 5

5 Implementing 1G Ethernet Solutions .......................... 6
   5.1  1000BASE-T Solutions Using CoreTSE_AHB .............. 6
      5.1.1  GMII-Based Designs ............................. 6
      5.1.2  SGMII-Based Designs ............................. 8
   5.2  1000BASE-T Solutions Using CoreTSE (Non-AMBA AHB) ... 9
      5.2.1  GMII-Based Designs ............................. 9
      5.2.2  SGMII-Based Designs ............................. 11
   5.3  1000BASE-X Solutions Using CoreTSE (Non-AMBA AHB) ... 13
      5.3.1  SGMII-Based Designs ............................. 13
      5.3.2  SGMII Based Designs Using IOD-CDR .......... 15
   5.4  Synchronous Ethernet (SyncE) Support .................. 15
   5.5  Firmware Support .................................... 16

6 Appendix 1: MAC Layers in the OSI Reference Model and Standard Ethernet Interfaces 17
   6.1  MAC Layers ........................................... 17
      6.1.1  LLC ............................................. 17
      6.1.2  MAC Sublayer ..................................... 17
      6.1.3  MAC Control Sublayer ............................ 18
      6.1.4  Reconciliation Sublayer .......................... 18
      6.1.5  Physical Sublayers (PCS, PMA, and PMD) .......... 18
   6.2  Standard Ethernet MAC Interfaces ......................... 18
      6.2.1  Gigabit Media-Independent Interface (GMII) .... 18
      6.2.2  Reduced Gigabit Media Independent Interface (RGMII) 19
      6.2.3  Ten-Bit Interface (TBI) .......................... 20

7 Appendix 2: Ethernet Frame Format .......................... 21
   7.1  Preamble ............................................. 21
   7.2  SFD .................................................. 21
   7.3  MAC Address Fields ................................... 22
   7.4  VLAN Tag (for VLAN Frames Only) .................... 22
# Figures

<table>
<thead>
<tr>
<th>Figure</th>
<th>Description</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>Figure 1</td>
<td>Sample Ethernet Application</td>
<td>2</td>
</tr>
<tr>
<td>Figure 2</td>
<td>PolarFire FPGA Evaluation Board Hardware Block Diagram</td>
<td>3</td>
</tr>
<tr>
<td>Figure 3</td>
<td>Sample Ethernet Application Using Microsemi IP Cores</td>
<td>4</td>
</tr>
<tr>
<td>Figure 4</td>
<td>RJ45 Connections for GMII-Based Designs (AMBA AHB)</td>
<td>6</td>
</tr>
<tr>
<td>Figure 5</td>
<td>RJ45 Connections for RGMII-Based Designs (AMBA AHB)</td>
<td>7</td>
</tr>
<tr>
<td>Figure 6</td>
<td>CoreTSE_AHB Configuration in GMII Mode</td>
<td>7</td>
</tr>
<tr>
<td>Figure 7</td>
<td>RJ45 Connections for SGMII-Based Designs (AMBA AHB)</td>
<td>8</td>
</tr>
<tr>
<td>Figure 8</td>
<td>CoreTSE_AHB Configuration in SGMII Mode</td>
<td>8</td>
</tr>
<tr>
<td>Figure 9</td>
<td>IOD CDR Configuration with SGMII Mode Data Transfer Rate</td>
<td>9</td>
</tr>
<tr>
<td>Figure 10</td>
<td>RJ45 Connections for GMII-Based Designs (Non-AMBA AHB)</td>
<td>10</td>
</tr>
<tr>
<td>Figure 11</td>
<td>RJ45 Connections for RGMII-Based Designs (Non-AMBA AHB)</td>
<td>10</td>
</tr>
<tr>
<td>Figure 12</td>
<td>CoreTSE Configuration in GMII Mode</td>
<td>11</td>
</tr>
<tr>
<td>Figure 13</td>
<td>RJ45 Connections for SGMII-Based Designs (Non-AMBA AHB)</td>
<td>11</td>
</tr>
<tr>
<td>Figure 14</td>
<td>CoreTSE Configuration in SGMII Mode</td>
<td>12</td>
</tr>
<tr>
<td>Figure 15</td>
<td>SFP Connections for SGMII-Based Designs (Non-AMBA AHB)</td>
<td>13</td>
</tr>
<tr>
<td>Figure 16</td>
<td>Transceiver Interface Configuration in SGMII Mode</td>
<td>14</td>
</tr>
<tr>
<td>Figure 17</td>
<td>SFP Connections for SGMII-Based Designs (for IOD-CDR)</td>
<td>15</td>
</tr>
<tr>
<td>Figure 18</td>
<td>IEEE Standard 802.3-2012 Ethernet Model</td>
<td>17</td>
</tr>
<tr>
<td>Figure 19</td>
<td>Standard Ethernet Frame Format</td>
<td>21</td>
</tr>
<tr>
<td>Figure 20</td>
<td>Ethernet VLAN Frame Format</td>
<td>21</td>
</tr>
</tbody>
</table>
## Tables

<table>
<thead>
<tr>
<th>Table</th>
<th>Description</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>Table 1</td>
<td>License Information for Microsemi 1G Ethernet-Based IP</td>
<td>5</td>
</tr>
<tr>
<td>Table 2</td>
<td>GMII Interface Signals</td>
<td>18</td>
</tr>
<tr>
<td>Table 3</td>
<td>RGMII Interface Signals</td>
<td>19</td>
</tr>
<tr>
<td>Table 4</td>
<td>TBI Interface Signals</td>
<td>20</td>
</tr>
<tr>
<td>Table 5</td>
<td>Common Ethernet Terms</td>
<td>24</td>
</tr>
</tbody>
</table>
1 Revision History

The revision history describes the changes that were implemented in the document. The changes are listed by revision, starting with the current publication.

1.1 Revision 5.0
The following is a summary of the changes made in this revision of document.

- Updated the document for Libero SoC v2021.1.
- Replaced Figure 9, page 9.
- Replaced Figure 16, page 14.
- Added SGMII Based Designs Using IOD-CDR, page 15.

1.2 Revision 4.0
Updated the document for Libero SoC PolarFire v2.2.

1.3 Revision 3.0
The following is a summary of the changes made in this revision of document.

- Block diagrams of RJ45 connections for SGMII-based AMBA AHB designs and non-AMBA AHB designs were updated. For more information, see Figure 7, page 8 and Figure 13, page 11.
- A note about SyncE support in Libero SoC PolarFire v2.0 was added. For more information, see Synchronous Ethernet (SyncE) Support, page 15.

1.4 Revision 2.0
The following is a summary of the changes made in this revision of document.

- Information about the SyncE feature was added. For more information, see Synchronous Ethernet (SyncE) Support, page 15.
- Clocking information for SGMII-based designs was updated. For more information, see Clocking Requirements, page 13.

1.5 Revision 1.0
The first publication of this document.
Ethernet is a family of networking interface standards used in systems and applications across multiple industries. Implementation of Ethernet solutions in FPGAs requires IP and design flows that reduce development time and utilize minimal device resources, thereby helping meet performance, power, and cost goals. Microsemi PolarFire® devices support Ethernet data transfer rates ranging from 10 Mbps to 10 Gbps on a single interface.

Microsemi PolarFire devices provide a complete range of solutions for implementing IEEE 802.3 standard-compliant Ethernet interfaces for chip-to-chip, board-to-board, and backplane interconnects. The high-speed serial interface and soft IP blocks available in PolarFire devices enable designers to build Ethernet solutions for use in embedded systems and systems connected over copper or optical cabling.

PolarFire FPGA 1G Ethernet support is compliant with the IEEE 802.3-2008 standard that supports data transfer rates of up to 1 Gbps. Advantages offered by PolarFire FPGAs for building 1G Ethernet solutions include the use of low-power transceivers, low-power FPGA fabric, low-power IOD CDR, synchronous Ethernet (SyncE)-compliant jitter attenuation, and on-board Microsemi VSC8575 PHY.

In PolarFire devices, 10/100/1000 Mbps (1G) Ethernet is implemented using the CoreTSE soft IP media access control (MAC) core. This IP supports standard Ethernet interfaces such as the following:

- Gigabit media-independent interface (GMII)
- Reduced gigabit media-independent interface (RGMII)
- Serial gigabit media-independent interface (SGMII)
- Quad serial gigabit media-independent interface (QSGMII)

A typical Ethernet application, such as a switch or a router, requires an Ethernet MAC sublayer (commonly referred to as the MAC) that supports standard Ethernet interfaces, an Ethernet physical layer (PHY), and a physical connector, such as an RJ45 or SFP connector. The following illustration shows a sample Ethernet application.

Note: The LVDS25 IO standard is used in all the IO based SGMII designs.

For more information about the Ethernet MAC, including standard Ethernet interfaces, see Appendix 1: MAC Layers in the OSI Reference Model and Standard Ethernet Interfaces, page 17.
3  PolarFire FPGA Evaluation Kit Ethernet Support

The PolarFire FPGA Evaluation Kit supports the 1000BASE-T standard (applicable to copper interfaces), as well as the 1000BASE-X standard (applicable to optical interfaces). The kit supports both the GMII and TBI/SGMII Ethernet interfaces.

The PolarFire FPGA Evaluation Kit includes the following 1G Ethernet hardware components.

- Two RJ45 ports
- Microsemi VSC8575 Ethernet PHY, which supports 10/100/1000 Mbps Ethernet speeds
- I/O digital logic block with clock and data recovery circuitry (IOD CDR) to support TBI/SGMII applications
- SFP module supporting 1G and 10G Ethernet speeds that is connected to a transceiver lane
- FPGA mezzanine card (FMC) high-pin count (HPC) connector that connects the MAC to an external GMII Ethernet PHY over I/O
- SubMiniature version A (SMA) connectors that connect the MAC to an external SFP module

The following illustration shows the hardware on the PolarFire FPGA Evaluation Board. Highlighted in red are the hardware components used for implementing 1G Ethernet solutions.

Figure 2  PolarFire FPGA Evaluation Board Hardware Block Diagram
4 Building Blocks for 1G Ethernet Solutions

Microsemi offers pre-designed and verified IP for all key markets and applications. A complete 1G Ethernet solution requires the following IP:

- Soft processor to implement control plane features, initialize the Ethernet MAC, and perform autonegotiation
- Ethernet MAC to process Ethernet packets
- Ethernet interface to connect the Ethernet MAC with an external PHY
- Transceiver interface to send and receive serialized/deserialized data
- Transmit PLL to provide the clocks required for the transceiver
- Transceiver reference clock to provide input to the transmit PLL and the transceiver interface

The following illustration shows a sample Ethernet application developed using Microsemi IP cores.

Figure 3 Sample Ethernet Application Using Microsemi IP Cores


4.1 Soft Processor IP

**CoreRISCV_AXI4 or Cortex-M1**: A 32-bit soft processor core such as CoreRISCV_AXI4 or Cortex-M1 can be used to develop processor-based Ethernet solutions. The soft processor initializes the Ethernet MAC and runs real-time operating systems such as FreeRTOS. A complete Ethernet solution consisting of an application layer, a network layer (TCP/IP), and a data link layer (MAC) such as a web server can be implemented using RISC-V. For more information about CoreRISCV_AXI4, see the [CoreRISCV_AXI4 Handbook](#). For more information about Cortex-M1, see the [CortexM1 Handbook](#).

**CoreABC**: CoreABC is a simple, configurable, low gate-count controller primarily targeted at implementing Advanced Microcontroller Bus Architecture Advanced Peripheral Bus (AMBA APB)-based designs. In an Ethernet-based application, this core is used only for configuring the Ethernet MAC. For more information about CoreABC, see the [CoreABC Handbook](#).

4.2 Ethernet MAC IP (CoreTSE)

The CoreTSE soft IP core provides a 10/100/1000 Mbps Ethernet MAC functionality with GMII or TBI/SGMII to support 1000BASE-T and 1000BASE-X standards. CoreTSE supports full-duplex communication at 10, 100, and 1000 Mbps speeds and half-duplex communication at 10 and 100 Mbps speeds. The management data input/output (MDIO) interface of the MAC performs read/write operations to the Ethernet PHY registers. CoreTSE also maintains frame statistics counters that count the number of data packets transmitted and received over the Ethernet link. The MAC station address logic provides the address-filtering capability.

The CoreTSE IP is available in two versions:

- **CoreTSE_AHB**: Designed for AMBA AHB applications, uses the AHB interface for both transmit and receive paths
- **CoreTSE**: Designed for wire-speed store-and-forward throughput (non-AMBA AHB applications), uses direct access to the MAC with a streaming packet interface

For more information, see the [CoreTSE Handbook](#) and [CoreTSE_AHB Handbook](#).
4.3 Ethernet Interface IP

**PF_XCVR**: The PolarFire FPGA Transceiver Interface (PF_XCVR) provides the physical media attachment (PMA) for high-speed serial interfaces. The transceiver has a multi-lane architecture with each lane natively supporting serial data transfer rates ranging from 250 Mbps to 12.7 Gbps. For more information, see [UG0677: PolarFire FPGA Transceiver User Guide](#).

**PF_IOD_CDR**: The PolarFire FPGA IOD CDR (PF_IOD_CDR), available in every GPIO bank lane of the device, provides clock and data recovery for 1 GbE data transfer rates. Each side of the device can have multiple IOD CDRs sharing high-speed signals from a PLL located at the corner of the FPGA fabric. For more information, see [UG0686: PolarFire FPGA User I/O User Guide](#).

**CoreSGMII**: The CoreSGMII PCS core provides a ten-bit interface (TBI) for GMII-based designs. It is a subset of the CoreTSE IP that only provides the PHY layer to connect to the GMII interface. When transmitting Ethernet packets, CoreSGMII encodes the GMII data stream into 10-bit symbols. When receiving the Ethernet packets, it decodes and converts the 10-bit symbols into the receive GMII signal set. CoreSGMII is designed to work with both the PolarFire FPGA transceiver and the PolarFire FPGA IOD CDR. For more information about CoreSGMII, see the [CoreSGMII Handbook](#).

4.4 Transmit PLL

The PolarFire FPGA transmit PLL (PF_TX_PLL) provides the high-speed clock for the PolarFire FPGA transceiver. When used with the transceiver, the transmit PLL supports jitter attenuation for loop-timing applications where recovered clocks are used as transmit reference clocks. The jitter attenuation feature controls low-speed wander, ensuring compliance with SyncE specifications. For more information, see [UG0677: PolarFire FPGA Transceiver User Guide](#).

4.5 IP Licensing

The Libero® System-on-chip (SoC) PolarFire software provides free access to several Microsemi IP, but some IP require purchasing a separate license. Contact Customer Service for information about how to purchase licenses.

The following table lists license information for each Ethernet-based IP.

<table>
<thead>
<tr>
<th>IP Core</th>
<th>License Information</th>
</tr>
</thead>
<tbody>
<tr>
<td>CoreRISCV_AXI4</td>
<td>Available with the Libero SoC PolarFire license</td>
</tr>
<tr>
<td>CoreCortexM1</td>
<td>Available with clickthrough license¹</td>
</tr>
<tr>
<td>CoreABC</td>
<td>Available with the Libero SoC PolarFire license</td>
</tr>
<tr>
<td>CoreTSE</td>
<td>Must be purchased separately</td>
</tr>
<tr>
<td>CoreTSE_AHB</td>
<td>Must be purchased separately</td>
</tr>
<tr>
<td>CoreSGMII</td>
<td>Must be purchased separately</td>
</tr>
<tr>
<td>CoreRGMII</td>
<td>Must be purchased separately</td>
</tr>
<tr>
<td><strong>PF_XCVR</strong> (transceiver interface)</td>
<td>Available with the Libero SoC PolarFire license</td>
</tr>
<tr>
<td><strong>PF_IOD_CDR</strong></td>
<td>Available with the Libero SoC PolarFire license</td>
</tr>
<tr>
<td><strong>PF_TX_PLL</strong></td>
<td>Available with the Libero SoC PolarFire license</td>
</tr>
<tr>
<td><strong>PF_XCVR_REF_CLK</strong></td>
<td>Available with the Libero SoC PolarFire license</td>
</tr>
</tbody>
</table>

¹. This IP is listed in the Libero SoC IP catalog but can be used only after signing the end-user license agreement (EULA).
5 Implementing 1G Ethernet Solutions

In PolarFire devices, 1G Ethernet solutions can be implemented using the CoreTSE or CoreTSE_AHB MAC IP. Both of these IP support the SGMII, 1000BASE-T, and 1000BASE-X standards. The IP must be initialized and configured using a soft processor, a state machine hosted in the fabric, or the CoreABC IP.

For GMII/RGMII-based designs, GPIOs and HSIOs connect the Ethernet MAC to the external Ethernet PHY. PolarFire FPGA I/O lanes have built-in logic that allows them to support multiple RGMII interfaces with a shared DLL.

Both the transceiver and IOD CDR provide a TBI bridge to the serial data from the MAC. Use the following guidelines to choose the physical layer interface for the design.

- The transceiver supports jitter attenuation for applications such as those that require the SyncE feature. For such applications, and for applications that use the transceiver hard IP block, use the transceiver interface.
- The IOD CDR allows several SGMII ports to be connected using a single PLL. PLL sharing minimizes power consumption and is useful when multiple interfaces are required on the device. If minimal power is the priority, use the IOD CDR.

The following sections describe how the MAC interfaces with the PHY in PolarFire devices for various Ethernet interfaces. For more information about Ethernet interfaces, see Appendix 1: MAC Layers in the OSI Reference Model and Standard Ethernet Interfaces, page 17.

5.1 1000BASE-T Solutions Using CoreTSE_AHB

1000BASE-T solutions are implemented by connecting the CoreTSE_AHB MAC to an external PHY through a media interface (GMII or SGMII) either using a PolarFire FPGA IOD CDR or a PolarFire FPGA transceiver.

For all CoreTSE_AHB-based connections, the IP is connected to a soft processor using the CoreAHBLite bus interface.

5.1.1 GMII-Based Designs

For GMII-based designs, CoreTSE_AHB is configured in GMII mode and then connected to a compatible 1000BASE-T Ethernet PHY through GPIO or HSIO, as shown in the following illustration.

*Figure 4 • RJ45 Connections for GMII-Based Designs (AMBA AHB)*
5.1.1.1 Clocking Requirements

The following clocks are required for 1000BASE-T, GMII/RGMII-based, AMBA AHB designs.

- **GTXCLK**: 125-MHz global transmit clock for 1000 Mbps, driven from the MAC to the Ethernet PHY
- **TXCLK**: 125-MHz, 25-MHz, or 2.5-MHz regional transmit clock (for 1000 Mbps, 100 Mbps and 10 Mbps, respectively), driven from the MAC to the Ethernet PHY
- **RXCLK**: 125-MHz, 25-MHz, or 2.5-MHz regional receive clock (for 1000 Mbps, 100 Mbps, and 10 Mbps, respectively), driven from the Ethernet PHY to the MAC

5.1.1.2 RGMII-Based Designs

For RGMII-based designs, the PF_IOD_GENERIC_TX Configurator converts GMII signals (MAC side) to RGMII signals (PHY side), and the PF_IOD_GENERIC_RX Configurator converts the RGMII signals into GMII signals. CoreTSE_AHB is configured in GMII mode and connected to an RGMII-compatible 1000BASE-T Ethernet PHY through GPIO or HSIO, as shown in the following illustration.

*Figure 5 • RJ45 Connections for RGMII-Based Designs (AMBA AHB)*

5.1.1.3 Configuring IP Using Libero SoC PolarFire

The CoreTSE_AHB MAC IP is available in the Libero SoC PolarFire IP catalog. The following figure shows CoreTSE_AHB configured in GMII mode.

*Figure 6 • CoreTSE_AHB Configuration in GMII Mode*
5.1.2 SGMII-Based Designs

For SGMII-based designs, CoreTSE_AHB is configured in TBI/SGMII mode and connected to the SGMII-compatible VSC8575 Ethernet PHY through the IOD CDR circuitry, as shown in the following illustration.

Figure 7 • RJ45 Connections for SGMII-Based Designs (AMBA AHB)

5.1.2.1 Clocking Requirements

The following clocks are required for 1000BASE-T, SGMII-based, AMBA AHB designs.

- RX_CLK_R: 125-MHz receive clock connected to TBI_RX_CLK
- TX_CLK_G: 125-MHz transmit clock connected to TBI_TX_CLK

5.1.2.2 GMII Connections Using CoreSGMII

For GMII-based designs that use TBI, CoreTSE_AHB is configured in GMII mode and connected to CoreSGMII, an IP designed for applications that use TBI. CoreSGMII is then interfaced to the VSC8575 Ethernet PHY using an IOD CDR or a transceiver connected to an SFP module.

5.1.2.3 Configuring IP and IOD CDR Using Libero SoC PolarFire

To implement SGMII-based designs, configure the following settings in Libero SoC PolarFire.

- Configure CoreTSE_AHB in TBI/SGMII mode, as shown in the following figure.

Figure 8 • CoreTSE_AHB Configuration in SGMII Mode
• Configure the IOD CDR selecting the data transfer rate of 1250 Mbps (required for SGMII mode), as shown in the following figure.

**Figure 9** • IOD CDR Configuration with SGMII Mode Data Transfer Rate

5.2 1000BASE-T Solutions Using CoreTSE (Non-AMBA AHB)

For non-AMBA AHB designs, 1000BASE-T solutions are implemented by connecting the CoreTSE MAC to an external PHY through a media interface (GMII or SGMII) either using a PolarFire FPGA IOD CDR or a PolarFire FPGA transceiver.

For all CoreTSE-based connections, the IP is connected to a soft processor using the AHBtoAPB bus interface.

5.2.1 GMII-Based Designs

For GMII-based designs, CoreTSE is configured in GMII mode and connected to a GMII-compatible 1000BASE-T Ethernet PHY through GPIO, as shown in the following illustration.
5.2.1.1 Clocking Requirements

The clocks required for 1000BASE-T, GMII/RGMII-based, non-AMBA AHB designs are the same as those required for corresponding AMBA AHB designs:

- **GTXCLK**: 125-MHz global transmit clock for 1000 Mbps, driven from the MAC to the Ethernet PHY
- **TXCLK**: 125-MHz, 25-MHz or 2.5-MHz regional transmit clock (for 1000 Mbps, 100 Mbps and 10 Mbps, respectively), driven from the MAC to the Ethernet PHY
- **RXCLK**: 125-MHz, 25-MHz, or 2.5-MHz regional receive clock (for 1000 Mbps, 100 Mbps, and 10 Mbps, respectively), driven from the Ethernet PHY, driven from the Ethernet PHY to the MAC

5.2.1.2 RGMII-Based Designs

For RGMII-based designs, the PF_IOD_GENERIC_TX Configurator converts GMII signals (MAC side) to RGMII signals (PHY side), and the PF_IOD_GENERIC_RX Configurator converts RGMII signals into GMII signals. CoreTSE is configured in GMII mode and connected to an RGMII-compatible 1000BASE-T Ethernet PHY through GPIO or HSIO, as shown in the following illustration.

5.2.1.3 Configuring IP Using Libero SoC PolarFire

The CoreTSE MAC IP is available in the Libero SoC PolarFire IP catalog. The following figure shows CoreTSE configured in GMII mode.
5.2.2 SGMII-Based Designs

For SGMII-based designs, CoreTSE is configured in TBI/SGMII mode and connected to the SGMII-compatible VSC8575 Ethernet PHY through IOD CDR circuitry, as shown in the following illustration.

5.2.2.1 Clocking Requirements

The clocks required for 1000BASE-T, SGMII-based, non-AMBA AHB designs are the same as those required for corresponding AMBA AHB designs:

- **RX_CLK_R**: 125-MHz receive clock connected to TBI_RX_CLK
- **TX_CLK_G**: 125-MHz transmit clock connected to TBI_TX_CLK
5.2.2.2 GMII Connections Using CoreSGMII
For GMII-based designs that use TBI, CoreTSE is configured in GMII mode and connected to CoreSGMII, which, in turn, is interfaced to the VSC8575 Ethernet PHY using a IOD CDR or a transceiver connected to an SFP module.

5.2.2.3 Configuring IP and IOD CDR Using Libero SoC PolarFire
To implement RJ45 connections for SGMII-based designs, configure the following settings in Libero SoC PolarFire.

- Configure CoreTSE in TBI/SGMII mode, as shown in the following figure.

![CoreTSE Configuration in SGMII Mode](image)

- Configure the IOD CDR selecting the data transfer rate of 1250 Mbps (required for SGMII mode), as shown in Figure 9, page 9.
5.3 1000BASE-X Solutions Using CoreTSE (Non-AMBA AHB)

1000Base-X solutions are implemented by connecting the CoreTSE MAC to an external PHY compatible with the Ethernet interface used in the design. The MAC is connected to optical-to-electrical (O/E) converters through the transceiver.

5.3.1 SGMII-Based Designs

For SGMII-based designs, CoreTSE is configured in TBI/SGMII mode and connected to a 1G SFP using the transceiver. One of the transceiver lanes is connected to the SFP module cage on the PolarFire device, as shown in the following illustration.

*Figure 15* • SFP Connections for SGMII-Based Designs (Non-AMBA AHB)

5.3.1.1 Clocking Requirements

The clocks required for 1000BASE-X, SGMII-based, non-AMBA AHB designs are the same as those required for corresponding AMBA AHB designs:

- **TBI_RX_CLK**: 125-MHz TBI transmit clock driven from the transceiver or sourced by the local reference clock oscillator
- **TBI_TX_CLK**: 125-MHz TBI receive clock driven from the transceiver
- **TXCLK**: 2.5-MHz, 25-MHz, or 125-MHz transmit clock (for 10 Mbps, 100 Mbps, and 1000 Mbps, respectively)
- **RXCLK**: 2.5-MHz, 25-MHz, or 125-MHz receive clock (for 10 Mbps, 100 Mbps, and 1000 Mbps, respectively)
- **CLKS_FROM_TXPLL_0**: Clocks from the transmit PLL bus interface port with the following underlying signals common to all lanes instantiated in the transceiver interface IP core:
  - TX_BIT_CLK_0
  - TX_PLL_LOCK_0
  - TX_PLL_REF_CLK_0
- **CDR_REF_CLK**: Reference for the lane CDR, sourced from the receiver reference clock IP
5.3.1.2 Configuring IP and Transceiver Interface Using Libero SoC PolarFire

To implement SFP connections for SGMII-based designs, use the following settings in Libero SoC PolarFire.

- Configure CoreTSE in TBI/SGMII mode (see Figure 14, page 12).
- Configure the transceiver in SGMII mode, as shown in the following figure.

*Figure 16* • Transceiver Interface Configuration in SGMII Mode

When configuring the transceiver, the transceiver data rate must be set to 1250 Mbps to match the SGMII/1000BASE-X data transfer rate, as shown in the preceding figure.

The TX clock division factor allows the transceiver lane high-speed bit clock from the TX PLL to be divided, which allows the user to share a higher rate TX PLL and locally divide the clock to match the 1250 Mbps. The default value for this field is 1.

The PCS-Fabric interface width must be set to 10 bits to match the TBI required by the CoreTSE/CoreTSE_AHB/CoreSGMII IP blocks.

Because the CoreTSE, CoreTSE_AHB, and CoreSGMII IP have built-in PCS functionality, PMA mode must be selected to allow the transceiver to transmit and receive serial data.
5.3.2 SGMII Based Designs Using IOD-CDR

For SGMII-based designs, CoreTSE is configured in TBI/SGMII mode and connected to a 1G SFP using the IOD-CDRs, as shown in the following illustration.

For more information related to Clocking requirements, refer to Clocking Requirements, page 13.

For more information related to Configuring IP and IOD CDR Using Libero SoC PolarFire, refer to Configuring IP and IOD CDR Using Libero SoC PolarFire, page 12.

Figure 17 • SFP Connections for SGMII-Based Designs (for IOD-CDR)

5.4 Synchronous Ethernet (SyncE) Support

The SyncE technology is commonly used for frequency synchronization in networks. SyncE-enabled Ethernet switches can extend frequency from one side of the network to the other. The transmit PLL in PolarFire devices supports jitter attenuation at both 1 Gbps and 10 Gbps data transfer rates.
5.5 Firmware Support

The CoreTSE IP driver is distributed through the Microsemi SoC firmware catalog. This catalog provides access to the documentation for the driver, generates application projects from source files, and generates sample projects that illustrate how to use the driver.


The CoreTSE driver supports the following features.

- Initialization and configuration
- Transmit operations
- Receive operations
- Reading link status and statistics
- Address-based frame filtering
- Wake-up on LAN (WoL) with unicast match and AMD magic packet detection
- Jumbo frames

**Note:** The CoreTSE IP does not have an AHB interface for packet transmission and reception, so transmit and receive operations are only supported for CoreTSE_AHB. All other features supported by the driver are applicable to both CoreTSE_AHB and CoreTSE.

For more information about the CoreTSE driver, see the CoreTSE Driver User Guide (accessible from the CoreTSE Configurator in the Libero SoC PolarFire software).
Appendix 1: MAC Layers in the OSI Reference Model and Standard Ethernet Interfaces

This section discusses how Ethernet MAC layers fit into the open systems interconnection (OSI) reference model and provides information about the standard interfaces used for Ethernet connections.

6.1 MAC Layers

The OSI reference model is a standard framework for data communication between networked systems. The following illustration shows the relationship between the OSI reference model and the Ethernet MAC as defined in the IEEE 802.3-2012 standard. It also illustrates where the supported physical interfaces (PCS, PMA, and PMD) fit into the architecture. The MAC and MAC control sublayers shown are handled by the Ethernet MAC.

Figure 18. IEEE Standard 802.3-2012 Ethernet Model

The data link and physical layers in the OSI model are explained as follows.

6.1.1 LLC

The logical layer control (LLC) sublayer acts as an interface between the MAC and the network layer. It provides frame synchronization, flow control, and error checking mechanisms. It also offers multiplexing mechanisms to allow several network protocols to exist simultaneously in a multi-point network and share the same network medium for transmitting and receiving Ethernet packets.

6.1.2 MAC Sublayer

The MAC sublayer, referred to as the MAC, is defined in IEEE 802.3-2012, clauses 2, 3, and 4. The MAC is the second sublayer of the data link layer in the seven-layer OSI model. It provides addressing and channel access control mechanisms that allow terminals and network nodes in a multiple access network using a shared medium, such as an Ethernet network, to communicate with each other. The MAC is
responsible for the transmission of data packets to and from the network-interface card. It is independent of the physical layer and can connect to any type of physical layer device.

### 6.1.3 MAC Control Sublayer

The MAC control sublayer, defined in IEEE 802.3-2012, clause 31 provides real-time flow control manipulation for the MAC. MAC and MAC control sublayer functions are performed by the Ethernet MAC in all modes of operation.

### 6.1.4 Reconciliation Sublayer

The reconciliation sublayer maps the signals between the physical medium interface and the MAC layer.

### 6.1.5 Physical Sublayers (PCS, PMA, and PMD)

The Ethernet physical layer consists of the following three sublayers:

- Physical coding sublayer (PCS)—performs autonegotiation and coding operations such as 8b/10b encoding
- Physical medium attachment sublayer (PMA)—performs data serialization and clock recovery necessary to move serial data in and out of the device
- Physical medium-dependent sublayer (PMD)—hosts the transceiver that receives and transmits data through the physical medium

The MAC does not have the PHY functionality to allow it to directly connect to the physical medium. The following are the two PHY standards that connect the MAC to the physical medium:

- BASE-T PHYs connect the MAC with copper media through GMII, RGMII, SGMII, or 1000BASE-T interfaces.
- BASE-X PHYs connect the MAC with fiber-optic media through the SGMII or 1000BASE-X interface.

### 6.2 Standard Ethernet MAC Interfaces

This section describes standard interfaces used to connect the Ethernet MAC to the PHY and the signals associated with each interface.

**Note:** The direction of signals as described in this section is with reference to the MAC, not the PHY.

#### 6.2.1 Gigabit Media-Independent Interface (GMII)

GMII connects a 10/100/1000 Mbps-capable MAC to the PHY.

The following table lists the GMII interface signals.

<table>
<thead>
<tr>
<th>Table 2 • GMII Interface Signals</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Signal</strong></td>
</tr>
<tr>
<td>TXD[7:0]</td>
</tr>
<tr>
<td>TX_EN</td>
</tr>
<tr>
<td>TX_ER</td>
</tr>
<tr>
<td>RXD[7:0]</td>
</tr>
<tr>
<td>RX_ER</td>
</tr>
<tr>
<td>RX_DV</td>
</tr>
<tr>
<td>CRS</td>
</tr>
<tr>
<td>COL</td>
</tr>
</tbody>
</table>
6.2.2 Reduced Gigabit Media Independent Interface (RGMII)

RGMII was developed to reduce number of signals required to connect a 10/100/1000 Mbps-capable MAC to a PHY compared to GMII.

The following table lists the RGMII interface signals.

### Table 3 - RGMII Interface Signals

<table>
<thead>
<tr>
<th>Signal</th>
<th>Direction</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>TXD[3:0]</td>
<td>Output</td>
<td>RGMII transmit data signals for the MAC to supply byte-aligned data to the PHY.</td>
</tr>
<tr>
<td>RXD[3:0]</td>
<td>Input</td>
<td>RGMII receive data signals for the PHY to transmit byte-aligned data to the MAC.</td>
</tr>
<tr>
<td>CLK_RX</td>
<td>Input</td>
<td>Receive reference clock. 125 MHz for the 1000 Mbps mode, 25 MHz for the 100 Mbps mode, and 2.5 MHz for the 10 Mbps mode.</td>
</tr>
<tr>
<td>CLK_TX</td>
<td>Output</td>
<td>Transmit reference clock. 125 MHz for the 1000 Mbps mode, 25 MHz for the 100 Mbps mode, and 2.5 MHz for the 10 Mbps mode.</td>
</tr>
<tr>
<td>TX_CTL</td>
<td>Output</td>
<td>Transmit control.</td>
</tr>
<tr>
<td>RX_CTL</td>
<td>Input</td>
<td>Receive control.</td>
</tr>
</tbody>
</table>

### Table 2 - GMII Interface Signals (continued)

<table>
<thead>
<tr>
<th>Signal</th>
<th>Direction</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>RX_CLK</td>
<td>Input</td>
<td>GMII receive clock. 125 MHz for the 1000 Mbps mode, 25 MHz for the 100 Mbps mode, and 2.5 MHz for the 10 Mbps mode.</td>
</tr>
<tr>
<td>TX_CLK</td>
<td>Input</td>
<td>GMII transmit clock. 25 MHz for the 100 Mbps mode and 2.5 MHz for the 10 Mbps mode. TXD, TX_EN, and TX_ER signals are synchronized to TX_CLK.</td>
</tr>
<tr>
<td>GTX_CLK</td>
<td>Input</td>
<td>Gigabit 125-MHz transmit clock for the 1000 Mbps mode. TXD, TX_EN, and TX_ER signals are synchronized to GTX_CLK.</td>
</tr>
<tr>
<td>MDC</td>
<td>Output</td>
<td>GMII management data clock.</td>
</tr>
<tr>
<td>MDC_EN</td>
<td>Output</td>
<td>GMII management data enable.</td>
</tr>
<tr>
<td>MDO</td>
<td>Output</td>
<td>GMII management data out.</td>
</tr>
<tr>
<td>MDI</td>
<td>Input</td>
<td>GMII management data.</td>
</tr>
</tbody>
</table>

---
6.2.3 Ten-Bit Interface (TBI)

TBI is a parallel interface equivalent to SGMII which connects the PCS to the PMA. TBI connects to a serial interface such as a transceiver or an IOD CDR.

The following table lists the TBI interface signals.

<table>
<thead>
<tr>
<th>Signal</th>
<th>Direction</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>TBI_RX_CLK</td>
<td>Input</td>
<td>125-MHz recovered clock generated from serial data</td>
</tr>
<tr>
<td>TBI_TX_CLK</td>
<td>Input</td>
<td>125-MHz transmit clock generated from a transceiver or sourced by the local reference clock oscillator</td>
</tr>
<tr>
<td>RCG</td>
<td>Input</td>
<td>10-bit receive code group</td>
</tr>
<tr>
<td>TCG</td>
<td>Output</td>
<td>10-bit transmit code group</td>
</tr>
<tr>
<td>MDI</td>
<td>Input</td>
<td>MDIO management data input from pad</td>
</tr>
<tr>
<td>MDC</td>
<td>Output</td>
<td>MDIO management data clock</td>
</tr>
<tr>
<td>MDO</td>
<td>Output</td>
<td>MDIO management data output</td>
</tr>
<tr>
<td>MDOEN</td>
<td>Output</td>
<td>MDIO management data output enable</td>
</tr>
</tbody>
</table>
Appendix 2: Ethernet Frame Format

7 Appendix 2: Ethernet Frame Format

Ethernet data is encapsulated in frames consisting of a preamble, a start-of-frame delimiter (SFD), and the actual frame starting from the destination address and ending with the frame check sequence (FCS) field. The bytes within each field in an Ethernet frame are transmitted from left to right, going from the least significant bit to the most significant bit. A typical Ethernet frame’s data length is between 0 bytes to 1500 bytes. Frames with data lengths greater than 1500 bytes are called jumbo Ethernet frames. The actual Ethernet frame begins after the SFD. The following illustration shows the format of a standard Ethernet frame.

**Figure 19 • Standard Ethernet Frame Format**

<table>
<thead>
<tr>
<th>Number of Bytes</th>
<th>Preamble</th>
<th>Start of Frame Delimiter (SFD)</th>
<th>Destination Address</th>
<th>Source Address</th>
<th>Length/Type</th>
<th>Data</th>
<th>Pad</th>
<th>FCS</th>
</tr>
</thead>
<tbody>
<tr>
<td>7</td>
<td>1</td>
<td>6</td>
<td>6</td>
<td>2</td>
<td>0–1500</td>
<td>0–46</td>
<td>4</td>
<td></td>
</tr>
</tbody>
</table>

64 bytes–1518 bytes

The Ethernet MAC also accepts virtual local area network (VLAN) frames. VLANs are specified in the IEEE 802.1Q. A virtual, bridged LAN logically groups the network devices that share the same physical network. This way, the network traffic in a VLAN group is only visible to those devices that are members of that network group. For VLAN-type frames, the Ethernet MAC accepts four bytes more than a standard Ethernet frame. The following illustration shows the format of an Ethernet VLAN frame.

**Figure 20 • Ethernet VLAN Frame Format**

<table>
<thead>
<tr>
<th>Number of Bytes</th>
<th>Preamble</th>
<th>Start of Frame Delimiter (SFD)</th>
<th>Destination Address</th>
<th>Source Address</th>
<th>0x8100</th>
<th>VLAN Tag</th>
<th>Length/Type</th>
<th>Data</th>
<th>Pad</th>
<th>FCS</th>
</tr>
</thead>
<tbody>
<tr>
<td>7</td>
<td>1</td>
<td>6</td>
<td>6</td>
<td>2</td>
<td>2</td>
<td>2</td>
<td>2</td>
<td>0–1500</td>
<td>0–46</td>
<td>4</td>
</tr>
</tbody>
</table>

64 bytes–1522 bytes

The following sections describe the individual fields in an Ethernet frame.

### 7.1 Preamble

The preamble field synchronizes receiver clocks within a network and contains seven bytes, with the pattern 0x55, transmitted from left to right. During transmission on the physical interface, this field is automatically inserted by the Ethernet MAC. On reception, it is stripped from the incoming frame before the data is passed to the MAC client. The MAC can receive Ethernet frames even if the preamble does not exist, as long as a valid SFD is available.

### 7.2 SFD

The SFD field marks the start of the Ethernet frame and must follow the pattern 0xD5. For transmission, this field is automatically inserted by the Ethernet MAC. On reception, it is stripped from the incoming frame before the data is passed to the MAC client.
7.3 MAC Address Fields

The MAC address is a unique identifier assigned to PHY interfaces to allow devices to communicate over the network. A MAC address can either be a source address or a destination address, depending on whether it is transmitting the frame or receiving it:

- **Destination address**—the MAC address of the frame’s intended recipient on the network. It is the first field in an Ethernet frame that is transmitted and received between stations.
- **Source address**—the MAC address of the frame’s initiator on the network. It is the second field in an Ethernet frame.

The least significant bit of a MAC address determines if a MAC address is an individual (unicast) address, a group (multicast) address, or a broadcast address.

- An individual address, also known as a unicast address, is specific to a station (device) on the network. For this address type, the destination address ends with 0.
- A group address, also known as a multicast address, is used to group logically-related stations. For this address type, the destination address ends with 1.
- A broadcast address is a multicast address used to group all stations on the LAN. For this address type, the destination address field has all 1s.

The Ethernet MAC supports transmission and reception of unicast, multicast, and broadcast packets. During transmission, the bit representing the individual or group (multicast) address is the first bit to appear in the address field of an Ethernet frame.

7.4 VLAN Tag (for VLAN Frames Only)

A VLAN tag field consists of the VLAN ID inserted into a packet header to identify the VLAN the packet belongs to. Based on the VLAN ID, switches determine the port or interface to which the broadcast packet needs to be sent.

7.5 Length/Type

The value of this field determines if it is interpreted as a length field or a type field as defined by IEEE 802.3-2012. The MAC interprets a value of 1500 bytes or less as a length field, and a value of 1536 bytes or more as a type field. A length field represents the number of bytes in the following data field. This value excludes any bytes inserted in the pad field following the data field. A length/type field value of 0x8100 indicates a VLAN frame, and a value of 0x8808 indicates a PAUSE MAC control frame.

During transmission, the Ethernet MAC does not process the length/type field. On reception, if this field is a length field, the Ethernet MAC’s receive engine interprets this value and removes any padding that may be displayed in the pad field.

If the field is a length field and length/type checking is enabled in the Ethernet MAC, the MAC compares the length against the actual data field length and flags an error if a mismatch occurs. If the field is a type field, the Ethernet MAC ignores the value and simply passes it along with the packet data with no further processing. The length/type field is retained in the receive packet data.

7.6 Data

For a normal frame, the data field can vary from 0 to 1,500 bytes in length. The Ethernet MAC can handle jumbo frames of any length. This field is provided in the packet data for transmissions and retained in the receive packet data.

7.7 Pad

The pad field ensures that the Ethernet frame is at least 64 bytes in length. This is the minimum length required for successful CSMA/CD operation. The field can vary from 0 to 46 bytes in length.
7.8 FCS

A frame check sequence (FCS) is an error-detecting code that can optionally be added to an Ethernet frame. The value of the FCS field is calculated using the data in the destination address, source address, length/type, data, and pad fields through a 32-bit cyclic redundancy check (CRC) algorithm. For transmission, this field can be either inserted automatically by the Ethernet MAC or supplied by the client. On reception, the incoming FCS value is verified for every frame. If an incorrect FCS value is received, the Ethernet MAC indicates to the client that it has received a bad frame. The FCS field can either be passed on to the client or dropped by the Ethernet MAC based on whether the FCS feature is enabled in the MAC.
This section defines common terms associated with Ethernet architecture used in this document.

**Note:** This section does not define MAC sublayers, standard Ethernet interfaces, and Ethernet frame fields, which are described in previous sections.

### Table 5 • Common Ethernet Terms

<table>
<thead>
<tr>
<th>Term</th>
<th>Definition</th>
</tr>
</thead>
<tbody>
<tr>
<td>10/100/1000BASE-T</td>
<td>10BASE-T, 100BASE-T, and 1000BASE-T are networking standards that support data transfer rates of up to 10 Mbps, 100 Mbps, and 1000 Mbps respectively over twisted-pair Ethernet cables.</td>
</tr>
<tr>
<td>1000BASE-X</td>
<td>1000BASE-X is a group of Ethernet physical layer standards used for gigabit Ethernet connections that transmit data, typically over fiber-optic cables and sometimes over copper-shielded cables.</td>
</tr>
<tr>
<td>HPC connector</td>
<td>A high pin count (HPC) connector is an FMC connector that allows the board to be connected to an external PHY.</td>
</tr>
<tr>
<td>Physical layer (PHY)</td>
<td>The PHY is the physical layer of the MAC, which, when instantiated, connects a link layer device (often called a MAC) to a physical medium such as an optical fiber or a copper cable.</td>
</tr>
<tr>
<td>RJ45</td>
<td>RJ45 is a type of connector commonly used in Ethernet networks to transmit and receive data from the Ethernet PHY over an Ethernet cable.</td>
</tr>
<tr>
<td>SFP</td>
<td>A small form factor pluggable (SFP) connector, commonly known as an SFP, is a compact, hot-pluggable transceiver (transmitter and receiver in a single package) used for carrying data over optical or copper wires.</td>
</tr>
<tr>
<td>Transceiver</td>
<td>A transceiver is a pair of functional blocks that converts serial data to parallel data and vice versa. The primary use of a transceiver is to provide data transmission over a single or differential line, thereby minimizing the number of I/O pins and interconnects required for the design.</td>
</tr>
<tr>
<td>IOD CDR</td>
<td>An IOD CDR is an I/O digital logic block with clock and data recovery. Each PolarFire FPGA I/O is composed of an analog I/O buffer (referred to as IOA) and a digital logic block (referred to as IOD). The IOD block interfaces with the FPGA fabric on one side and the IOA buffers on the other side and handles gearing (serial-to-parallel and parallel-to-serial conversion) of multiple FPGA fabric data bits to and from a single device I/O, allowing the clock frequency to be divided between the I/O and the fabric.</td>
</tr>
</tbody>
</table>