

# Radiation Tolerant Power Driver with Rotation and Position Sensing

## Description

The LX7720 provides four half-bridge drivers with floating current sense for motor coil driving, six bi-level inputs for sensing rotary encoders, and a resolver to digital interface with primary coil driver. When used with an FPGA, the LX7720 provides a complete closed loop motor driver with coil current feedback and rotation or linear position sensing. With flexible FPGA programming, the combined system can provide motor control for Stepper motors, Brushless DC and Permanent Magnet motors. Position sensing supports encoders, Hall sensors, resolvers, synchros, and LVDTs. FPGA IP modules are available to support motor driving functions from open loop cardinal step driving to space vector modulation using field oriented control.

The LX7720 contains 7 sigma delta modulators for analog sampling; the sinc3 filters and decimation is performed in the FPGA with available IP module. Four of the modulators sample the voltage across floating current sense inputs and three modulators sample differential analog inputs such as the outputs of a resolver transformer. Speed versus accuracy tradeoffs can be exploited.

The LX7720 supports a ground potential difference between the motor and signal grounds of up to 10V and motor supply voltages up to 200V. Resolver carrier frequencies from 360Hz to 20kHz are supported. The LX7720 offers 2kV HBM ESD pin protection on all sensor and bi-level pins. It is packaged in a 132 pin ceramic quad flat pack and operates over a -55°C to 125°C temperature range. It is radiation tolerant to 100krad TID and 50krad ELDRs as well as single event latch up immune up to 87.85MeV·cm<sup>2</sup>/mg and 125°C (fluence of 1e8 particle/cm<sup>2</sup>).

## Features

- Four half-bridge Nch MOSFET drivers
- Four floating differential current sensors
- Pulse modulated resolver transformer driver
- Three differential resolver sense inputs
- Six bi-level logic inputs
- Fault detection
- Radiation Tolerant: 100krad TID, 50krad ELDRS, Single Event

## Applications

- Motor driver servo control
- Linear actuator servo control
- Stepper, BLDC, PMSM motor driver




Figure 1 · Product Highlight

# Pin Configuration and Pinout




Figure 2 · Pinout

## Ordering Information

Junction Temperature	Type	Package	Part Number	Packaging Type
-55°C to 125°C	MIL-PRF-38535 Class V	CQFP 132L	LX7720MFQ-EV	Bulk / Tray

## Pin Description

Pin Number	Pin Designator	Description
1-2	BLO5 to 6	Fixed Threshold Bi Level detector output– logic output – Provides the state of the Fixed Level Bi Level Input of the same #. BLO5,6= pins 1,2.
3,5,7,9	UD_IN_#	Phase # upper MOSFET driver control input – logic input – This logic input when asserted causes the upper N-ch MOSFET of the phase # half bridge to turn on. De-assertion causes the MOSFET to turn off. Phase A,B,C,D = pins 3,5,7,9.
4,6, 8,10	LD_IN_#	Phase # lower MOSFET driver control input – logic input – This logic input when asserted causes the lower N-ch MOSFET of the phase # half bridge to turn on. De-assertion causes the MOSFET to turn off. Phase A,B,C,D = pins 4,6,8,10.
11-12	DMOD_IN_#	Pulse width modulated reference – logic input – Provides a pulse coded reference signal that when amplified and filtered produces the exciter drive signal to the resolver or LVDT transformer primary. The DMOD_IN_P (pin 11) drives DMOD_OUT_P. The DMOD_IN_N (pin 12) drives DMOD_OUT_N..
13	CP_CLK	Charge pump clock input – logic input – Provides the timing for the charge pumps that power the floating high side drivers and DMOD timer.
14	PR_FAULT	Power Rail Fault Detected – logic output – When asserted this pin indicates that one of the power rails is below its under voltage threshold or the VGS supply or DMOD_PS supply is overloaded.
15	OC_FAULT	Over Current Fault Detected – logic output – When asserted this pin indicates an overcurrent fault condition exists as detected at one of the current sensors.
16	OTW_FAULT	Over Temperature Warning Fault Detected – logic output – When asserted this pin indicates the die temperature is has exceeded the over temperature warning threshold.
17	SM_EN	Enable Safe Mode – Logic Input – If this pin is not held low, the LX7720 will latch detected faults and enable protection countermeasures. This pin has a weak pull up to VDD and safe mode is enabled if left open.

Pin Number	Pin Designator	Description
18	RESET	Reset Fault Latch – logic input – If SM_EN is not low, and RESET is asserted, the latched fault condition is reset allowing the LX7720 to attempt to begin functioning normally.
19	VREF_OUT	2.5V reference out– signal out – This pin is a precision reference voltage generated internally. A bypass capacitor to SGND is required.
20	VREF_IN	2.5V reference in – signal in – This pin provides the reference voltage for the ADC sigma delta modulators. An external reference can be connected here or alternatively the VREF_OUT can be connected to this pin.
21, 120	VCC	Main power supply – power Input – This pin is the main power supply for the portion of the LX7720 that is referenced to SGND. A bypass capacitor to SGND is required.
22,32,35,42,115,128	SGND	Signal Ground – power pin – This pin provides the ground reference for ADC input signals, bi-level logic and FPGA communication. This ground can be a different potential from the motor ground (MGND).
23	VDD	VDD - power reference pin – This pin is used to reference the I/O logic levels to be compatible with the FPGA. It connects to the FPGA I/O power supply.
24-27	SNS_OUT_#	Phase # current sense output– logic output – This pin provides the output of a 2 <sup>nd</sup> order sigma delta modulator where the output pulse train represents the magnitude and polarity of the differential voltage potential between the CS# and RTN# pins. Phase A,B,C,D = pins 24,25,26,27.
28-30	ADC#	A to D Converter # output– logic output – This pin provides the output of a 2 <sup>nd</sup> order sigma delta modulator where the output pulse train represents the magnitude and polarity of the differential voltage potential between the ADC#_P and ADC#_N pins. ADC1,2,3 = pins 28,29,30.
31	MOD_CLK	Modulator clock input – logic input – Provides the clock for the sample rate of the sigma delta modulators.
33	CLK_OUT	Modulator clock output – logic output – Provides the

Pin Number	Pin Designator	Description
		modulator sample clock that is the output of the PLL.
34	PLL_CAP	Phase lock loop capacitor – signal input – Capacitor is used to filter the phase lock loop used to condition the modulator sample clock.
36,41	ADC#_N or P	ADC modulator differential input – differential signal input - These pins provide a differential analog signal feeding into the ADC# sigma delta modulator. For maximum range this input should be referenced to VREF_IN. ADC1,2,3_N = pins 40,38,36. ADC1,2,3_P = pins 41,39,37.
43,47,52,54,66, 78,86,88,100,112	MGND	Motor ground – power pin – This pin is the return rail for the lower motor drivers and connects to the return rail of the motor power supply. This ground may be a different potential than SGND.
44,46	DMOD_OUT_#	Pulse modulated reference out – differential signal output – These pins provide a differential pulse coded signal used to drive the primary of a resolver transformer. The pin voltage amplitude swings from MGND to DMOD_PS. The DMOD_OUT_P (pin 46) is driven by DMOD_IN_P and the DMOD_OUT_N (pin 44) is driven by DMOD_IN_N.
45	DMOD_PS	Demodulator driver power supply input – power pin – This pin provides the power to the DMOD_OUT_# differential driver outputs. This pin can be connected to the VGS pin or alternatively to an external power regulator. A bypass capacitor to MGND is required.
48,55,67,85,99,111	VGS#	MOSFET driver power – power pin– This pin provides power to the MOSFET drivers and should not exceed the maximum VGS of the external MOSFET switches. A bypass capacitor to MGND is required. All VGS# inputs would typically connect to a common voltage source.
49, 50	VEE_CP_P or N	VEE charge pump transfer capacitor– power pin – A capacitor is connected between the VEE_CP_P and VEE_CP_N pins. The capacitor forms a charge pump used to generate a negative (inverted) voltage from the VGS supply pin.
51	VEE	Negative power rail – Power I/O – This pin is the negative voltage power rail. It can be generated

Pin Number	Pin Designator	Description
		internally (using the charge pump) or supplied from an external source connected to this pin. A bypass capacitor to GND is required. The charge pump can be disabled by shorting the /EXT_VEE pin to MGND.
56, 68, 98, 110	LD_#	Phase # lower MOSFET gate driver – power pin - This pin connects through a resistor to the gate of the lower side phase # Nch MOSFET. The MGND pin provides the return current path for this driver. LD_A,B,C,D = adjacent pin pairs 56, 68, 98, 110.
58, 70, 96, 108	SW_#	Phase # half-bridge switch pin – power pin – This pin connects to the source of the upper phase # Nch MOSFET and is the upper MOSFET driver return path. SW_A,B,C,D = adjacent pin pairs 58, 70, 96, 108.
59, 71, 95,107	UD_#	Phase # upper MOSFET gate driver – power pin - This pin connects through a resistor to the gate of the phase # high side Nch MOSFET. The SW_# pin provides the return current path for this driver. UD_A,B,C,D = adjacent pin pairs 59, 71, 95, 107.
60, 72, 94, 106	VFLT_#	Phase # floating power rail– power pin - This pin provides power to the floating upper Nch MOSFET driver for phase #. This pin should be bypassed with a capacitor to the SW_# pin. VFLT_A,B,C,D = adjacent pin pairs 60, 72, 94, 106.
62, 74, 92, 104	CSPS_#	Phase # current sense power supply – power pin – This pin provides power to the floating current sense for phase #. It can be connected to either the VFLT_# rail for a SW_# pin sensing or VGS for low side sensing. A bypass capacitor to RTN_# is required. CSPS_A,B,C,D = pins 62, 74, 92, 104.
63, 75, 91, 103	RTN_#	Phase # current sense return – signal pin – This pin provides the ground reference for the phase # floating current sense for both powering the circuitry as well as the current measurement. RTN_A,B,C,D = pins 63, 75, 91, 103.
64, 76, 90, 102	CS_#	Phase # current sense – signal pin – This pin provides the current measurement input for the phase # floating current sense. The dynamic range for current sensing is limited to +/- 250mV which is the maximum voltage expected during normal operating conditions across the phase # sense resistor. CS_A,B,C,D = pins 64, 76,

Pin Number	Pin Designator	Description
		90, 102.
80	VMPS	Motor Power supply – Power I/O – This pin is the Motor High voltage power rail. The motor power supply is referenced to MGND. This input is used for the boost charge pump to drive the high side driver at 100% duty cycle. A bypass capacitor to GND is required.
81	CPP	Charge pump transfer capacitor positive terminal – power pin – These pins connect to a capacitor that is used to replenish the VBOOST pin. The charge pump accommodates periods of long sustained on times for the upper MOSFET.
82	VBOOST	Upper MOSFET driver charge pump output– power out – This pin is the output of a charge pump that is used to drive the upper MOSFET driver for long duration duty cycles. A bypass capacitor to VMPS is required.
84	CPN	Charge pump transfer capacitor negative terminal – power pin – These pins connect to a capacitor that is used to replenish the VBOOST pin. The charge pump accommodates periods of long sustained on times for the upper MOSFET.
87	/EXT_VEE_EN	Enable external VEE – Programming pin – This pin disables the VEE charge pump if it is shorted to MGND. If high, the VEE charge pump is enabled. There is a weak pull-up on this pin.
113, 116,	TESTMODE#	Test and Trim Pins – Programming Pins - This pins is used for in package trim and testing of the device. In normal use they should be connected to SGND.
114	DMOD_BW	DMOD Driver Band Width – Logic input – This pin is used to reduce the propagation delay for the exciter. If this pin is grounded to SGND, the exciter has increased propagation time but draws less current. This pin has a weak pull down.
117	SCP	Simultaneous Conduction Protection – Logic input – If SCP is logic high, logic is enabled that prevents UD# and LD# for a given switch pin from being held on simultaneously. If SCP is low, UD# and LD# can be operated independently. There is a weak pull up on this pin.

Pin Number	Pin Designator	Description
118	M2V	Minus 2V – Programming pin– This pins is used for in package trim and testing of the device. In normal use it connects to SGND.
119	BL_TH	External bi-level threshold setting – signal I/O – This pin is used to set the bi-level threshold setting.
121	VPROG	Programming voltage – Test input – Connect to VCC during normal operation.
122-127	BLI1 to 6	Fixed threshold Bi Level Signal Input – signal input – This pin is fixed threshold bi-level input. BLI1,2,3,4,5,6 = pins 122,123,124,125,126,127.
129-132	BLO1 to 4	Fixed Threshold Bi Level detector output– logic output – Provides the state of the Fixed Level Bi Level Input of the same #. BLO1,2,3,4 = pins 129,130,131,132



# Functional Block Diagram




Figure 3 · LX7720 Top Level Block Diagram

## Absolute Maximum Ratings

**Note:** Stresses above those listed in “ABSOLUTE MAXIMUM RATINGS”, may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

Parameter	Min	Max	Units
VBOOST to MGND	-0.5	222	V
Motor power supply (VMPS) to MGND	-0.5	200	V
Switch pin (SW_#) and RTN_# to MGND	-1.0	200	V
Signal Power Supply (VCC) to SGND	-0.5	7	V
Logic Supply Voltage (VDD) to SGND	-0.5	7	V
Ground potential difference (SGND to MGND)	-10	10	V
Gate Driver Power Supply (VGS) to MGND	-0.5	22	V
Negative Power Supply (VEE_IN) to MGND	-22	0.5	V
Voltage reference (VREF_IN) to SGND	-0.5	7	V
Resolver power (DMOD_PS) to MGND	-0.5	22	V
Current sense power sup (CSPS_#) to RTN_#	-0.5	22	V
Current sense (CS_#) to RTN_#	-5	5	V
FPGA interface (Pins 1 thru 40 and 129-132) to SGND	-0.5	The lesser of +7V or [VDD + 0.5]	V
Bi-Level Inputs (BLI1 to 6, BL_TH) to SGND	-0.5	7	V
Bi-Level Inputs clamp current	-3	3	mA
ADC#_P, ADC#_N to SGND	-0.5	7	V
Operating Junction Temperature	-55	150	°C
Storage Junction Temperature	-65	160	°C
ESD Susceptibility (all pins, HBM, ML_STD883, Method 3015.7)		2	kV
Peak Lead Solder Temperature (10 seconds)		260 (+0, -5)	°C

## Operating Ratings

**Note:** Performance is generally guaranteed over this range as further detailed below under Electrical Characteristics.

Parameter	Min	Max	Units
Motor Power Supply (VMPS) to MGND (not directly connected to the LX7720)	20	150	V
Signal Power Supply (VCC) to SGND	4.75	5.25	V
Logic Supply Voltage (VDD) to SGND	2.1	5.5	V
Gate Driver Power Supply (VGS) to MGND	10	18	V
Negative voltage reference (VEE_IN)	-VGS	-8	V
Voltage reference (VREF_IN) to SGND	2.3	2.7	V
DMOD_PS exciter voltage to MGND	5	18	V
DMOD_PS exciter current	0	100	mA
One MOSFET driver average source/sink (Qg x Fsw)	0	25	mA
Current sense power sup (CSPS_#) to RTN_#	10	18	V
Current sense (CS_#) to RTN_#	-250	250	mV
Ground potential difference (MGND to SGND)	-10	The lesser of +10V or [VGS - 5]	V

## Thermal Properties

Thermal Resistance	Typ	Units
$\theta_{JC}$	2	°C/W

**Note:** The  $\theta_{JA}$  numbers assume no forced airflow. Junction Temperature is calculated using  $T_J = T_A + (PD \times \theta_{JA})$ . In particular,  $\theta_{JA}$  is a function of the PCB construction. The stated number above is for a four-layer board in accordance with JESD-51 (JEDEC).

## Electrical Characteristics

**Note:** The following specifications apply over the operating ambient temperature of  $-55^{\circ}\text{C} \leq T_A \leq 125^{\circ}\text{C}$  except where otherwise noted with the following test conditions:  $V_{VCC} = 5.0\text{V}$ ,  $V_{VDD} = 3.3\text{V}$ ;  $V_{VREF\_IN} = 2.5\text{V}$ ;  $V_{VGS} = 15.0\text{V}$ ;  $V_{VEE} = -15.0\text{V}$  (/EXT\_VEE=GND);  $V_{DMOD\_PS} = 15.0\text{V}$ ;  $V_{BL\_TH} = 2.5\text{V}$ ;  $V_{MOD\_CLK} = 32\text{MHz}$ ;  $V_{CP\_CLK} = 500\text{kHz}$ ,  $V_{MPS} = 50\text{V}$ . Typical parameter refers to  $T_J = 25^{\circ}\text{C}$ . Positive currents flow into the pin.

Symbol	Parameters	Test Conditions/Comments	Min	Typ	Max	Units
<b>Operating Current</b>						
$I_{VCC}$	VCC Current			50		mA
$I_{VGS}$	VGS Current	All UD_IN# and LD_IN# =SGND			50	mA
$I_{VEE}$	VEE Current	All UD_IN# and LD_IN# =SGND	-50			mA
$I_{DMOD\_PS}$	DMOD_PS Current	with no load on DMOD_OUT_N/P; DMOD_IN_P = HI; DMOD_IN_N =			7	mA

Symbol	Parameters	Test Conditions/Comments	Min	Typ	Max	Units
		Lo; DMOD_BW = GND				
<b>Under Voltage Detection</b>						
V <sub>VCC</sub>	VCC UVLO	Voltage rising; 200mV Hysteresis	4	4.25	4.5	V
V <sub>VDD</sub>	VDD UVLO	Voltage rising; 200mV Hysteresis	1.6	1.8	2.0	V
V <sub>VGS to MGND</sub>	VGS UVLO to MGND	Voltage falling; 200mV Hysteresis	9.2	9.4	9.8	V
V <sub>VGS to SGND</sub>	VGS UVLO to SGND	Voltage rising; 225mV Hysteresis	4.8	5	5.2	V
V <sub>VEE</sub>	VEE_IN UVLO	Voltage falling; 500mV Hysteresis	-8	-7	-6	V
<b>Internally Regulated Voltages and Currents</b>						
V <sub>VREF_OUT</sub>	VREF regulator		2.48	2.5	2.52	V
V <sub>VEE</sub>	Inv Chg Pump	No external load; /EXT_VEE=open; V <sub>VGS</sub> - V <sub>VEE</sub>		2.7		V
V <sub>VBOOST</sub>	Charge Pump	Boot strap not connected; [V <sub>VGS</sub> + V <sub>VMPS</sub> ] - V <sub>VBOOST</sub>		2.7		V
V <sub>VBOOST</sub> - V <sub>VFLT#</sub>	VBOOST switch	With UD_IN_# high		100		mV
I <sub>VREF_OUT</sub>	VREF regulator	Short Circuit Current	25	50		mA
I <sub>VGS#</sub>	Fault threshold	VGS# fault current threshold	150		300	mA
I <sub>VGS#</sub>	Fault blanking	VGS# spike filter blanking	0.85		1	uS
I <sub>DMOD_PS</sub>	Fault threshold	DMOD_PS fault current threshold	150		300	mA
I <sub>DMOD_PS</sub>	Fault blanking	DMOD_PS spike filter blanking	0.85		1	us
<b>Clocks</b>						
F <sub>MOD_CLK</sub>	MOD_CLK	Frequency range	24		32	MHz
P <sub>CLK_OUT</sub>	CLK_OUT	Delay CLK_OUT to ADC# and SENS_OUT_#	TBD-5	TBD	TBD+5	ns
F <sub>CP_CLK</sub>	CP_CLK	Frequency range	100	200	300	kHz
<b>MOSFET DRIVER (Load = 1000pF)</b>						
R <sub>UD_#</sub>	Upper Driver Impedance	VFLT# to UD_#; UD_IN_# = high	0.85		4.5	Ω
		UD_# to SW_#; UD_IN_# = low	0.85		4.5	
		UD_# to SW_#, VGS = 0 to UVLO			10k	
R <sub>LD_#</sub>	Lower Driver Impedance	VGS_OUT to LD_#; LD_IN_# = high	0.85		4.5	Ω
		LD_# to MGND; LD_IN_# = low	0.85		4.5	
		LD_# to MGND; VGS = 0 to UVLO			10k	
t <sub>PHL,PLH</sub>	Propagation Delay	Upper Driver; UD_IN_# to UD_A	130	210	260	ns
		Lower Driver; LD_IN_# to LD_A	130	210	260	
		Matching all drivers, all edges			30	
t <sub>R,F</sub>	Rise time and Fall time	10% to 90%		20		ns

Symbol	Parameters	Test Conditions/Comments	Min	Typ	Max	Units
I <sub>UD_#</sub>	Leakage current with VGS and VCC = 0V	UD_#, SW_#, VFLT# wired together; Vsw_# = 0V to 200V ref to MGND	-500		500	uA
V <sub>UD_#</sub>	Upper drive voltage with 100% duty cycle	UD_IN# held High , UD_# loaded with 10mA. Measured relative to VMPS	12		15	V
<b>Floating Current Sense (with sinc3 filter and decimation by 16)</b>						
V <sub>CS_#</sub>	Full Scale Diff Voltage Range	Current flow into SW_# node	245	250	255	mV
		Current flow out of SW_# node	-255	-250	-245	
V <sub>CMR_CS</sub>	Common mode rejection	CM = 50Vpp; dv/dt = 15kV/us	92			dB
BW	Bandwidth	Input to modulator input		200		kHz
V <sub>OS_CS</sub>	Offset Voltage	VCS_# = VRTN_#	-2.5	0	2.5	mV
AV_CS	Linearity	Gain error from straight line	-2.5		2.5	mV
AVM_CS	Matching	Full scale error between phases	-2.5		2.5	mV
ZIN_CS	Differential Input Imped.	CS_# to RTN_#	500			Ω
	Common mode	RTN# or CS# to MGND	50			kΩ
IBIAS_CS#	CS# bias current				2	mA
IBIAS_RTN#	RTN# bias current				4	mA
V <sub>CS_#</sub>	Over Current Sense Threshold	Current flow into SW_# pin	300	312	325	mV
		Current flow out of SW_# pin	-325	-312	-300	
V <sub>CS_#</sub>	Over Current Blanking	Spike filter pole	0.85		1	us
I <sub>CS_#</sub>	Leakage current with VCPS_# and VCC = 0V	CPS_#, RTN_#, CS_# wired together; Vcs= 0V to 200V referenced to MGND	-500		500	uA
<b>Fixed Threshold Bi-Level Inputs</b>						
V <sub>BLI#</sub>	Threshold (Rising Voltage)		2.4	2.5	2.6	V
V <sub>BLI#</sub>	Hysteresis	Only falling edge has hysteresis	100	150	200	mV
V <sub>BLI#</sub>	Voltage Clamp	Clamp Current = 1mA (into pin)		7		V
		Clamp Current = 1mA (out of pin)		-1		
I <sub>BLI#</sub>	Bias Current	V <sub>BLI1</sub> = 0V to 5V	-10	0	10	uA
I <sub>BLI#</sub>	Leakage Current	V <sub>BLI1</sub> = 0V to 5V; IC powered off	-1	0	1	uA
t <sub>BLI#</sub>	Propagation Delay			1		μs
V <sub>BL_TH</sub>	Ext Threshold Pin Range		0.5		4.5	V
I <sub>BL_TH</sub>	Threshold Pin Leakage	V <sub>BL_TH</sub> = 0V to 5V	-1	0	1	uA
<b>Demodulator driver (differential load of 100Ω)</b>						
V <sub>D<sub>MOD</sub>_OU<sub>T_P,N</sub></sub>	Voltage Range	Either output relative to MGND	5		18	V
R <sub>D<sub>MOD</sub>_OU</sub>	Source Impedance	WRT D <sub>MOD</sub> _PS; Sourcing current	0.89	2	3.1	Ω

Symbol	Parameters	Test Conditions/Comments	Min	Typ	Max	Units
T <sub>P,N</sub>		WRT MGND; Sinking current	0.89	2	3.1	
R <sub>DMOD_OUT</sub> T <sub>P,N</sub>	High-Z state Impedance	DMOD_IN_P/N inactive; WRT DMOD_PS or MGND	42			kΩ
t <sub>PHL</sub>	Propagation Delay H to L	DMOD_IN_# to DMOD_OUT_#; DMOD_BW = HI	46	88	130	ns
		DMOD_IN_# to DMOD_OUT_#; DMOD_BW = LOW	50	100	150	
t <sub>PLH</sub>	Propagation Delay L to H	DMOD_IN_# to DMOD_OUT_#; DMOD_BW = HI	46	88	130	ns
		DMOD_IN_# to DMOD_OUT_#; DMOD_BW = LO	50	100	150	
t <sub>PHL,PLH</sub>	Propagation Delay	Matching between DMOD_OUT_P and DMOD_OUT_N; HL to HL and LH to LH		5		ns
t <sub>R,F</sub>	Rise time	10% to 90%	4	17	30	ns
t <sub>R,F</sub>	Fall time	10% to 90%	6	28	51	ns
<b>ADC Converters (with sinc3 filter and decimation by 128)</b>						
V <sub>ADC_#</sub>	Full Scale Diff Voltage Range	Measured with a common mode signal of VREF at the ADC# inputs.	1.98	2.00	2.02	V
V <sub>ADC_#</sub>	Operating range		0		VCC	V
V <sub>CMR_ADC</sub>	Common mode Rejection Ratio		60			dB
F <sub>CARRIER</sub>	Tfmr Carrier Range	Range of carrier frequency	0.36		20	kHz
V <sub>OS_ADC</sub>	Offset Voltage	ADC#_P = ADC#_N	-2.5	0	2.5	mV
AV <sub>_ADC</sub>	Linearity	Gain error from straight line	-2.5		2.5	mV
AVM <sub>_ADC</sub>	Matching	Full scale error between phases	-2.5		2.5	mV
t <sub>SWTO</sub>	ADC Timeout	ADC#_P= ADC#_N > VSWTO to cause ADC modulator sleep mode	1		10	ms
VSWTO	ADC timeout threshold		VCC-0.25	VCC-0.1	VCC	V
CADC#	Diff input capacitance			10		pF
RADC#	Diff input resistance			100		kΩ
<b>Logic Levels for FPGA Interface I/Os</b>						
VLOG_IN	Input Logic Threshold	Threshold Voltage	30	50	70	%VDD
		Hysteresis		170		mV
VLOG_OUT	Logic Output Levels	High Logic Level (100μA source)	VDD-0.3		VDD	V
		Low Logic Level (100μA sink)	0		0.3	
ILOG_IN	Input currents	VLOG_IN = 3.3V		3.5	7	μA
		VLOG_IN = 0V	-1	0	1	

Symbol	Parameters	Test Conditions/Comments	Min	Typ	Max	Units
<b>Thermal Shutdown</b>						
<b>OT_SDN</b>	Thermal Shutdown threshold; SM_EN = 1	Threshold Temperature	145	160	175	°C
<b>OTW_FAULT</b>	Over temperature warning threshold	Warning Temperature ( $T_{SD} - T_{OTW}$ )	15	25	35	
		Hysteresis	10	15	20	

# Typical Application




Figure 4 · Typical Application



# Theory of Operation

## MOSFET Driver

The LX7720 contains four high speed half bridge drivers with independent high and low side channels to drive all N channel MOSEFTs. Isolation is provided between the FPGA ground (SGND) and the motor ground (MGND). Propagation delays are matched to simplify operation. Both channels are powered from the VGS with the floating upper driver being powered from a bootstrap to the SW pin and/or the VBOOST charge pump to support long duration on times. The drivers are designed to have a pull-down impedance to bias the external MOSFETs in the off state if power is lost. The drivers continue to float relative to MGND if power is removed from the IC. There is simultaneous conduction protection that prevents the high side and low side switches from conducting simultaneously on a continuous basis; this can be disabled by grounding the SCP pin.

## Floating Current Sense

The floating current sense is an isolated circuit that can be referenced to either the MGND or the SW\_# pin to measure return currents (to MGND) or motor coil currents flowing from the SW\_# node. The current sense is bi-directional and measures sense voltages in the +/-250mV range.

The sensed voltage is amplified and level shifted to an SGND referenced 2<sup>nd</sup> order sigma delta modulator designed to sample at 24 to 32MHz. The CS\_# voltage relative to RTN\_# of 0V is converted to a 50% full scale output. Positive amplitudes (flow CS# to RTN#) registered as >50% of full scale and negative differential amplitudes registered as <50% of full scale. . The resultant bit stream is sent to the FPGA where it can be processed using a sinc3 filter and disseminator. A decimation ratio of 16 provides almost 9 bits of accuracy with a filter response time of 5us with a 32MHz sample rate. The sample rate is set by MOD\_CLK and sampling is synchronized to CLK\_OUT which is the output of the internal phase locked loop.

The # modulator will enter sleep mode after both UD\_IN\_# and LD\_IN\_# are simultaneously de-asserted for more than 8192 MOD\_CLK cycles.

The floating current sense is powered from the CSPS\_# pin. The current sense continues to float relative to MGND if power to the IC is removed.

## Fixed Bi Level Inputs

There are six fixed bi-level inputs with a common threshold setting at the BL\_TH pin. A low pass filter and threshold hysteresis provides high frequency noise rejection. The Bi Level inputs are cold spared.

## Resolver to Digital Interface

The RTD interface consists of a differential driver output DMOD\_OUT\_P and DMOD\_OUT\_N to drive the resolver transformer primary and three differential inputs AD1,2 &3. ADC1 and ADC2 can be used to sense the two secondary output voltages. ADC 3 can be used to sense the primary voltage. If the DMOD\_IN\_N and DMOD\_IN\_P inputs remain low for more than 65536 MOD\_CLK cycles, the DMOD\_OUT\_N and DMOD\_OUT\_P outputs both become a high impedance.

The resolver primary is driven with a sinusoidal carrier voltage with a frequency that ranges from 360Hz to 20kHz. The DMOD\_OUT\_P and DMOD\_OUT\_N differential outputs are driven with a pulse width modulated signal from DEMOD\_IN\_P and DEMOD\_IN\_N, respectively. The differential output can be filtered similar to a class-D audio signal. The DMOD\_OUT\_P and DMOD\_OUT\_N output drivers are powered from a separate higher voltage rail (DMOD\_PS) so they can provide a wide dynamic range; the DMOD\_PS rail is referenced to the MGND. The driver bias current can be reduced by grounding the DMOD\_BW pin; this reduces the effective pulse rate of the driver.

The ADC# differential inputs are referenced to VREF and may require an external attenuation voltage divider to be compatible with the voltage range of these inputs (SGND to VCC). A

differential input voltage of 0V is converted to a 50% full scale output. Positive amplitudes registered as >50% of full scale and negative differential amplitudes registered as <50% of full scale. The 2<sup>nd</sup> order sigma delta modulator samples at the MOD\_CLK rate or a sample range of 24 MHz to 32 MHz. The resultant bit stream is sent to the FPGA where it can be processed using a sinc3 filter and disseminator. A decimation ratio of 32 to 128 provides accuracies from 11 to 15 bits with response times from 10 to 40us. The sample rate is set by MOD\_CLK and sampling is synchronized to CLK\_OUT which is the output of the internal phase locked loop.

A modulator will enter sleep mode after both ADC#\_P and ADC#\_N are simultaneously held to VCC for more than 8192 MOD\_CLK cycles .

## FPGA Interface

The logic input pins have a 1M $\Omega$  pull down to ground and will assume a logic low level if open circuited. The logic level is determined by the voltage at the VDD pin which should also be connected to the FPGA VIO pin.

## Over-current Detection

The Current sense detection circuitry will detect when the driven coil currents exceed the threshold levels indicated in the EC table and assert and latch the OC\_FAULT logic output. A spike filter prevents very short duration spikes from triggering an OC detection.

## Power Faults and Driver Overload

The MOSFET drivers and DMOD\_OUT\_# drivers are designed to deliver average currents up to those specified in the normal operating range table from the VGS and DMOD\_PS power rails. The drivers will assert and latch the PR\_FAULT pin if the average levels exceed the overcurrent thresholds. The VGS current is monitored for the mosfet drivers, the positive charge pumps, and the negative charge pump. The DMOD\_PS current is monitored for the demodulator driver. A PR\_FAULT is also asserted and latched if the monitored voltage rails fall below the UVLO threshold levels specified in the Electrical Characteristics table.

## Over-temperature Warning

In the event that the die temperature exceeds the Over temperature warning threshold, the OTW\_FAULT output will be asserted and latched. This warning allows a small operating window before the die temperature reaches the overtemperature shutdown threshold. The overtemperature shutdown is a latched fault state when safe mode is enabled.

## RESET and SAFE MODE

Once a fault pin is latched, it be reset by clearing the fault condition and then either toggling the RESET pin or cycling the power.

If safe mode is not enabled, the LX7720 will rely exclusively on the FPGA or system to use counter measures like shutting off the external MOSFETs or removing power in an attempt to correct faults. The SM\_EN has a pull up to VDD and must be pulled low to disable.

In safe mode, the LX7720 will exert counter measures whenever a fault is latched. Safe mode is armed after power up by the power on reset and UVLO de-assertions.

- 1) If an OC\_FAULT is detected, the LX7720 will place all external MOSFET switches in the “off” state.
- 2) If a PR\_FAULT is detected, the LX7720 will place all external MOSFET switches in the “off” state and place both DMOD\_OUT\_P and DMOD\_OUT\_N in the low state.
- 3) If the over-temperature shut down threshold is exceeded and latched, the IC enters a low power state except for the FPGA control lines and the RESET function circuitry. All external MOSFETs default to the “off” state in low power mode.

## Ceramic Quad Flat Pack Outline Dimensions




Figure 5 · Package Dimensions

(missing pins not shown)



**Microsemi Corporate Headquarters**  
One Enterprise, Aliso Viejo CA 92656 USA  
Within the USA: +1(949) 380-6100  
Sales: +1 (949) 380-6136  
Fax: +1 (949) 215-4996

Microsemi Corporation (NASDAQ: MSCC) offers a comprehensive portfolio of semiconductor solutions for: aerospace, defense and security; enterprise and communications; and industrial and alternative energy markets. Products include high-performance, high-reliability analog and RF devices, mixed signal and RF integrated circuits, customizable SoCs, FPGAs, and complete subsystems. Microsemi is headquartered in Aliso Viejo, Calif. Learn more at [www.microsemi.com](http://www.microsemi.com).

© 2016 Microsemi Corporation. All rights reserved. Microsemi and the Microsemi logo are trademarks of Microsemi Corporation. All other trademarks and service marks are the property of their respective owners.