DG0534 Demo Guide





# **Revision History**

Date	Revision	Change
November 16, 2015	5	Fifth release
October 9, 2015	4	Fourth release
March 3, 2015	3	Third release
August 11, 2014	2	Second release
March 20, 2014	1	First release

## **Confidentiality Status**

This document is a Non-Confidential.



# **Table of Contents**

Preface
About this document
Intended Audience
References 4
Microsemi Publications
Interfacing IGLOO2 FPGA with External LPDDR Memory through MDDR Controller
Introduction
Design Requirements
Demo Design
Introduction
Features
Description
Simulation 12
Running the Simulation
Setting Up the Hardware Demo
Programming the Demo Design
Setting Up the Device
Programming the Device
Steps to Run GUI
Performing Burst Data Transfer
Conclusion
Appendix A: Configuring MDDR Controller
MDDR Configuration Tab
General
Memory Initialization
Appendix B: Finding Correct COM Port Number when Using USB 3.0
Appendix C: Performing Write/Read Operation when Non 64-bit Aligned Address is Provided 34
List of Changes
Product Support
Customer Service
i ecnnicai Support
Website
Contacting the Customer Technical Support Center
⊑⊓اناتا
Outside the U.S
ITAR Technical Support



## Preface

## About this document

This demo guide is for IGLOO<sup>®</sup>2 field programmable gate array (FPGA) devices. It provides instructions on how to use the corresponding reference design.

## **Intended Audience**

The following designers use the IGLOO2 devices:

- FPGA designers
- System-level designers

## References

#### **Microsemi Publications**

- UG0446: SmartFusion2 and IGLOO2 FPGA High Speed DDR Interfaces User Guide
- UG0448: IGL002 FPGA High Performance Memory Subsystem User Guide
- IGL002 System Builder User Guide
- UG0478: IGLO02 Evaluation Kit User Guide
- CoreUART Handbook

Refer to the following web page for a complete and up-to-date listing of IGLOO2 device documentation: http://www.microsemi.com/products/fpga-soc/fpga/igloo2-fpga.



## Introduction

This demo shows that the high-performance memory subsystem (HPMS) double data rate (DDR) controller accessing the external DDR synchronous dynamic random access memory (SDRAM) memories in the IGLOO2 devices.

The demo has two parts:

- Demo using simulation
- Demo using the IGLOO2 Evaluation Kit

In the demo design, AXI Master in the FPGA fabric accesses the low power DDR (LPDDR) memory present in the IGLOO2 Evaluation Kit board using the microcontroller/memory subsystem double data rate (MDDR) controller. A utility, IGL2\_MDDR\_Demo is provided along with the demo deliverables. Using the utility, you can drive the AXI Master logic. AXI Master converts the commands from the utility to AXI transactions for the MDDR controller to perform the read/write operations on the LPDDR memory.

## **Design Requirements**

Table 1 shows the design requirements.

Table 1 • Design Requirements	
Design Requirements	Description
Hardware Requirements	
IGLOO2 Evaluation Kit	Rev C or later
FlashPro4 programmer	
12 V adapter	
USB A to Mini-B cable	
Host PC or Laptop	Any 64-bit Windows Operating System
Software Requirements	
Libero <sup>®</sup> System-on-Chip (SoC)	v11.6
FlashPro programming software	v11.6
Microsoft .NET Framework 4	-
Host PC Drivers	USB to UART drivers



## **Demo Design**

#### Introduction

The demo design files are available for download from the following path in the Microsemi website: http://soc.microsemi.com/download/rsc/?f=m2gl\_dg0534\_liberov11p6\_df

Design files include:

- Demo\_Utility
- Libero\_project
  - IGL2\_MDDR\_Demo
- Programming\_file
- Source\_files
- readme.txt

Figure 1 shows the top-level structure of the design files. For further details, refer to the readme.txt file.



#### Figure 1 • Demo Design Files Top-Level Structure

In the demo design, AXLMaster implemented in the FPGA fabric accesses the LPDDR memory present in the IGLOO2 Evaluation Kit board using the MDDR controller. The AXI Master logic communicates to the MDDR controller via CoreAXI interface and the DDR\_FIC interface.The read/write operations initiated by the IGL2\_MDDR\_Demo utility are sent to the UART\_IF block using the UART protocol. AXI Master receives the address and data from the UART\_IF block.

During a write operation, the UART\_IF block sends the address and data to the AXI Master logic. During a read operation, the UART\_IF block sends the address to the AXI Master and stores the read data in TPSRAM. When the read operation is complete, the read data is sent to the host PC via UART.



MDDR D D AXI D D R Transaction Р LPDDR Controller eNVM DDR SDRAM R н Controller Υ I DDR\_FIC 0 APB Config AHB Bus Matrix Reg FIC\_0 FIC\_2 **HPMS** AHB CoreConfigMaster CoreConfigP CoreAXI TPSRAM UART\_IF\_FSM AXI Master COREUART UART\_IF **FPGA FABRIC** IGLOO2 UART Communication User GUI Legend: UART Communication Protocol Data and Control Path - UART\_IF and AXI\_Master Interface ≁ -Data and Control Path – AXI\_Master and LPDDR Host PC

Figure 2 shows the top-level view of demo design.

#### Figure 2 • IGLOO2 MDDR Demo Block Diagram

In this demo design, the following different blocks are configured:

- MDDR controller is configured for LPDDR memory available in the IGLOO2 Evaluation Kit board. The LPDDR memory is a Micron<sup>®</sup> DRAM (Part Number: MT46H32M16LF).
- DDR\_FIC is configured for AXI bus interface.
- Both AXI clock and LPDDR clock are configured for 160 MHz.



- CoreUART IP has the following configuration:
  - Baud Rate: 115200
  - Data Bits: 8
  - Parity: None
  - TPSRAM IP has the following configuration:
    - Write port depth: 256
  - Write port width: 64
  - Read port depth: 2048
  - Read port width: 8

Refer to "Appendix A: Configuring MDDR Controller" on page 28 for more information on how to configure the DDR controller.

#### **Features**

The IGLOO2 MDDR demo design has the following features:

- Single AXI read/write transactions
- 16-beat burst AXI read/write transactions
- LPDDR memory model simulation using SmartDesign testbench
- Design validation using the IGLOO2 Evaluation Kit board that has the LPDDR memory
- Initiation of the read/write transactions using IGL2\_MDDR\_Demo utility

#### Description

The demo design consists the following SmartDesign components:

- MDDR\_Demo\_top\_0: This SmartDesign handles the data transactions between the MDDR controller and LPDDR SDRAM.
- **UART\_IF\_0**: This SmartDesign handles the communication between the host PC and the IGLOO2 Evaluation Kit board.

Figure 3 shows the MDDR\_Demo\_top\_0 and UART\_IF\_0 connection.



Figure 3 • IGL2\_MDDR\_Demo SmartDesign



#### MDDR\_Demo\_top\_0

MDDR\_Demo\_top\_0 consists the MDDR\_Demo\_0 subsystem generated using the System Builder and the AXI\_IF\_0 master logic. The AXI\_IF\_0 master logic is an RTL code that implements the AXI read and write transactions. It receives the read/write operations, burst length (RLEN and WLEN), address and data as inputs. Based on inputs received, it communicates with the LPDDR memory via the MDDR controller.

Figure 4 shows the MDDR\_Demo\_top\_0 SmartDesign component.



Figure 4 • MDDR\_Demo\_top\_0 SmartDesign Component



#### UART\_IF\_0

The UART\_IF\_0 SmartDesign component handles the UART communication between host PC demo utility and the AXI Master logic. The COREUART\_0 IP receives the UART signals from the host PC user interface. The UART\_IF\_FSM\_0 is a wrapper for COREUART\_0, collects the data from COREUART\_0 IP and converts the data to the relevant AXI\_IF\_0 master signals.

For a single write operation, the UART\_IF\_FSM\_0 wrapper receives the address and data from the demo utility. For a burst write operation, the address and data are received from the demo utility and the subsequent incremental data are provided by the UART\_IF\_FSM\_0 wrapper.

For a burst read operation, UART\_IF\_FSM\_0 collects the address from the demo utility and sends that to the AXI\_IF\_0 master logic. It then receives the read data from the AXI\_IF\_0 master logic and stores it in the TPSRAM\_0. After completion of the read burst transactions, the UART\_IF\_FSM\_0 wrapper fetches the stored data from the TPSRAM\_0 and sends it to the COREUART IP.

Figure 5 shows the UART\_IF\_0 SmartDesign component.



Figure 5 • UART\_IF\_0 SmartDesign Component

3



## **Running the Demo Using Simulation**

The demo design can be simulated using SmartDesign testbench and LPDDR memory model (MT46H32M16LF with 512 Mb density).

The simulation is set to run the following:

- Single AXI write and read operation
- 16-beat AXI burst write and read operation

Figure 6 shows the AXI\_LPDDR\_Simulation SmartDesign testbench. The AXI\_testbench provides the read/write operations, burst length, address, and data to the MDDR\_Demo\_top\_0 SmartDesign component.



#### Figure 6 • AXI\_LPDDR\_Simulation SmartDesign Testbench

To run the simulation, ensure that the following files are present in the Libero SoC project:

- dram.v
- dram\_parameters.vh
- AXI\_testbench.v

The default location of the files is:

<Download folder>\IGL002\_MDDR\_Demo\_DF\Libero\_project\IGL2\_MDDR\_Demo\stimulus



#### Simulation

Simulation setup configuration can be set properly by using the following steps:

- 1. Launch the Libero SoC software.
- 2. Browse the IGL2\_MDDR\_Demo project provided in the design file.
- 3. Go to Project > Project Settings > Simulation Options.
- 4. Ensure that the DO File tab has the configuration, as shown in Figure 7

Project Settings		२ <mark>- ×</mark>
Device	Use automatic DO file	
Device I/O Settings	Simulation suptimo	Save
Design Flow	Tasharah madula asma	Restore Defaults
4 Simulation Ontions	Testbench module name:	
waverorms	Top level instance name:	<top>_0</top>
Vsim commands	Generate VCD file	
IGLOO2	VCD file name:	Select Verling Language Syntax
COREAHBLITE_LIB	Verilog 2001	
	System Verilog	
		Colort VIJDI Language Suptay
		Select vhoc Language Syntax
	1 WIDE 2000	
	User defined DO file:	
	DO command parameters:	
Help		Close
aure 7 • DO File Se	ttings	
gule / • DO I lie Ge	ungs	



5. Ensure that the **Waveforms** tab has the configuration, as shown in Figure 8.

		and the second	? ×
✓ Include DO file     wave.do     Display waveforms for     top_level AXI_LPDDR_Sin     Log all signals in the design	nulation	•	Save Restore Defaults
			5
		80	
			Close
s Settings			
R			
	Settings	s Settings	Settings



- 6. Go to **Design Flow** tab.
- 7. Right-click Simulate under Verify Pre-Synthesized Design and select Organize Input Files > Organize Stimulus Files..., as shown in Figure 9.



Figure 9 • Invoking Organize Stimulus Files Window

8. Ensure that the Organize Stimulus files window has the configuration, as shown in Figure 10.

lick to select a Stimulus file in the project, and use t se the Remove button to remove Stimulus files. se the Un/Down arrow buttons to specify the order	he Add button to pass the	ne file t	o the tool. I're passed to the	too	l.	
se list of files organized by () Libero (default list) () User	R	,				•
Stimulus files in the project	Origin	-			Associated Stimulus files	Origin
l axi_master.v	MDDR_Demo			1	AXI_LPDDR_Simulation.v	AXI_LPDDR_Simulatio
2 axi_slave.v	MDDR_Demo	H	Add ->	2	AXI_testbench.v	User
3 coreparameters.v	SmartDesign			3	RESET_GEN.v	AXI_LPDDR_Simulatio
axi_master.v	SmartDesign					
axi_slave.v	SmartDesign		de Demove			
o coreparameters.v	User		- Kellove			
coreparameters.v	SmartDesign					
a comparison of and a	User	-				

Figure 10 • Organize Stimulus Files Window



### **Running the Simulation**

The following steps describe how to run the simulation:

- 1. Right-click Simulate under Verify Pre-Synthesized Design.
- 2. Click Open Interactively.
- 3. Simulation run time is 900µs, as shown in Figure 7 on page 12.

Figure 11 shows the transcript window of the simulation.

ModelSim Micros	emi 10.3c	and the other distances of	Reading and Descent and the	and the state of t		-		
ile <u>E</u> dit <u>V</u> iew (	<u>Compile</u> <u>S</u> imulate A <u>d</u> d	T <u>r</u> anscript T <u>o</u> ols	Layo <u>u</u> t Boo <u>k</u> marks <u>W</u> inde	w <u>H</u> elp				
🖹 • 🚘 🔙 % i	🗿   🐰 🐚 🛍 😂 😂	🛇 - 🏘 🗄 🖬	🕒 👚 🖛 👐   🗐 🕇	00 fs 🔶 🖫 🖫	I 🕱 💷   🚆	🔊 💿 🖉		N 🖪 🚭 11 🖭 i 🕸
ColumnLayout			1.4					
		- Ko Search:	■ 商品	<b>8</b> 50	L r		i na rak	
		9-2 1		·	<u></u>		· · · · · · · · · · · · · · · · · · ·	
At Time	884157720 ps AXI_L	PDDR_Simulation	.dram_0.DQ_DQS_Drivers:F	EAD: BAnk = 0, H	Row = 0000, 0	Col = 042,	Data = 5678	
At Time	884160845 ps AXI_L	PDDR_Simulation	.dram_0.DQ_DQS_Drivers:F	EAD: $BAnk = 0$ , H	Row = 0000, 0	Col = 043,	Data = 1234	
At Time Debug: At Time	884163970 ps AXI_L 884163970 p	BODR_Simulation s AXI LPDDR Sim	.dram_0.DQ_DQS_Drivers:F ulation.dram 0.Control I	EAD: BANK = 0, F ogic:READ: BAnk	= 0, Col = 0	COL = 044, 048	Data = 0036	
At Time	884167095 ps AXI_L	PDDR_Simulation	.dram_0.DQ_DQS_Drivers:F	EAD: BAnk = 0, H	Row = 0000, 0	Col = 045,	Data = 0000	
At Time	884170220 ps AXI_L	PDDR_Simulation	.dram_0.DQ_DQS_Drivers:F	EAD: $BAnk = 0$ , H	Row = 0000, 0	Col = 046,	Data = 5678	
/ At Time	884173345 ps AXI_L	PDDR_Simulation	dram_0_DQ_DQS_Drivers:F	EAD: BAnk = 0, H	Row = 0000, 0	Col = 047, Col = 048	Data = 1234	
At Time	884179595 ps AXI L	PDDR Simulation	.dram 0.DQ DQS Drivers:F	EAD: $BAnk = 0, I$	Row = 00000, 0000	Col = 049	Data = 0000	
At Time	884182720 ps AXI_L	PDDR_Simulation	.dram_0.DQ_DQS_Drivers:F	EAD: BAnk = 0, H	Row = 0000, 0	Col = 04a,	Data = 5678	
At Time	884185845 ps AXI_L	PDDR_Simulation	.dram_0.DQ_DQS_Drivers:F	EAD: $BAnk = 0$ , H	Row = 0000, 0	Col = 04b,	Data = 1234	
Debug: At Time	884188970 p	s AXI LPDDR Sim	ulation.dram 0.Control T	DAD: DADE = 0, F	= 0, Col = 0	050 = 04C,	Data = 0038	
At Time	884192095 ps AXI_L	PDDR_Simulation	.dram_0.DQ_DQS_Drivers:F	EAD: BAnk = 0, H	Row = 0000, 0	Col = 04d,	Data = 0000	
At Time	884195220 ps AXI_L	PDDR_Simulation	.dram_0.DQ_DQS_Drivers:F	EAD: $BAnk = 0$ , H	Row = 0000, 0	Col = 04e,	Data = 5678	
At Time	884198345 ps AXI_L	PDDR_Simulation	.dram_0.DQ_DQS_Drivers:F	EAD: $BAnk = 0, I$	Row = 0000, 0	201 = 04f,	Data = 1234	
At Time	884204595 ps AXI L	PDDR_Simulation	.dram 0.DO DOS Drivers:F	EAD: BAnk = 0, P EAD: BAnk = 0, P	Row = 00000, 0000	col = 050	Data = 0000	
At Time	884207720 ps AXI_L	PDDR_Simulation	.dram_0.DQ_DQS_Drivers:F	EAD: BAnk = 0, H	Row = 0000, 0	Col = 052,	Data = 5678	
At Time	884210845 ps AXI_L	PDDR_Simulation	.dram_0.DQ_DQS_Drivers:F	EAD: $BAnk = 0$ , H	Row = 0000, 0	Col = 053,	Data = 1234	
At Time	884213970 ps AXI_L	PDDR_Simulation	.dram_0.DQ_DQS_Drivers:F	EAD: $BAnk = 0$ , H	Row = 0000, 0	col = 054,	Data = 003a	
At Time	884217095 ps AXI L	PDDR Simulation	.dram 0.DO DOS Drivers:F	EAD: BAnk = 0.	Row = 0000.00	100 = 055	Data = 0000	
At Time	884220220 ps AXI_L	PDDR_Simulation	.dram_0.DQ_DQS_Drivers:F	EAD: BAnk = 0, H	Row = 0000, 0	col = 056,	Data = 5678	
At Time	884223345 ps AXI_L	PDDR_Simulation	.dram_0.DQ_DQS_Drivers:F	EAD: BAnk = 0, H	Row = 0000, 0	Col = 057,	Data = 1234	
At Time	884226470 ps AXI_L	PDDR_Simulation	.dram_0.DQ_DQS_Drivers:F	EAD: $BAnk = 0, H$	Row = 0000, 0	Col = 058,	Data = 003b	
At Time	884232720 ps AXI L	PDDR_Simulation	.dram 0.D0 D0S Drivers:F	EAD: $BAnk = 0$ , EAD: EAD: BAnk = 0, EAD: $BAnk = 0$ , EAD: EAD: BAnk = 0, EAD: $BAnk = 0$ , EAD: EAD: EAD: EAD: EAD: EAD: EAD: EAD:	Row = 00000, 0000	Col = 0.5a.	Data = 5678	
At Time	884235845 ps AXI_L	PDDR_Simulation	.dram_0.DQ_DQS_Drivers:F	EAD: BAnk = 0, H	Row = 6000, 0	201 = 05b,	Data = 1234	
At Time	884238970 ps AXI_L	PDDR_Simulation	.dram_0.DQ_DQS_Drivers:F	EAD: BAnk = 0, H	Row = 0000, 0	Col = 05c,	Data = 003c	
/ Debug: At Time	884238970 p	s AXI_LPDDR_Sim	ulation.dram_0.Control_I	ogic:READ: BAnk	= 0, Col = 0	060 Col - 054	Data - 0000	
At Time	884245220 ps AXI L	PDDR_Simulation	.dram 0.DO DOS Drivers:F	EAD: BAnk = 0, H	Row = 00000, 0000	Col = 050, Col = 05e,	Data = 5678	
At Time	884248345 ps AXI_L	PDDR_Simulation	.dram_0.DQ_DQS_Drivers.F	EAD: BAnk = 0, H	Row = 0000, 0	Col = 05f,	Data = 1234	
At Time	884251470 ps AXI_L	PDDR_Simulation	.dram_0.DQ_DQS_Drivers:F	EAD: $BAnk = 0$ , H	Row = 0000, 0	Col = 060,	Data = 003d	
/ At lime	884254595 ps AXI_L 884257720 ps AXI_L	PDDR_Simulation	dram 0 DO DOS Drivers:P	EAD: BARK = 0, F FAD: BARK = 0	Row = 0000, 0	Col = 0.62	Data = 0000 Data = 5678	
At Time	884260845 ps AXI L	PDDR Simulation	.dram 0.DQ DQS Drivers:F	EAD: BAnk = 0, H	Row = 0000, 0	Col = 063,	Data = 1234	
At Time	884263970 ps AXI_L	PDDR_Simulation	.dram_0.DQ_DQS_Drivers:F	EAD: BAnk = 0, H	Row = 0000, 0	Col = 064,	Data = 003e	
Debug: At Time	e 884263970 p	s AXI_LPDDR_Sim	ulation.dram_0.Control_I	ogic:READ: BAnk	= 0, Col = 0	068		
At Time	884270220 ps AXI_L	PDDR_Simulation	.dram_0.DQ_DQS_Drivers:F	EAD: BAnk = 0, $F$	Row = 0000, 0 Row = 0000, 0	Col = 0.005	Data = 00000	
At Time	884273345 ps AXI_L	PDDR_Simulation	.dram 0.DQ_DQS_Drivers:F	EAD: $BAnk = 0$ , H	Row = 0000, 0	Col = 067,	Data = 1234	
At Time	884276470 ps AXI_L	PDDR_Simulation	.dram_0.DQ_DQS_Drivers:F	EAD: $BAnk = 0$ , H	Row = 0000, 0	Col = 068,	Data = 003f	
At Time	884279595 ps AXI_L	PDDR_Simulation	.dram_0.DQ_DQS_Drivers:F	EADY BAnk = 0, I	Row = 0000, 0	Col = 069,	Data = 0000	
At Time	884285845 ps AXI L	PDDR_Simulation	.dram 0.D2 D05 Drivers:F	EAD: BAnk = 0, P EAD: BAnk = 0, P	Row = 00000, 0000	Col = 06a, Col = 06b.	Data = 1234	
At Time	884288970 ps AXI_L	PDDR_Simulation	.dram_0.DQ_DQS_Drivers:F	EAD: BAnk = 0, H	Row = 0000, 0	Col = 06c,	Data = 0040	
At Time	884292095 ps AXI_L	PDDR_Simulation	.dram_0.DQ_DQS_Drivers:F	EAD: $BAnk = 0$ , H	Row = 0000, 0	Col = 06d,	Data = 0000	
At Time	884295220 ps AXI_L	PDDR_Simulation	dram 0 DO DOS Drivers: P	EAD: BAnk = 0, H	Row = 0000, 0	CO1 = 06e,	Data = 5678	
Debug: At Time	884426470 p	S AXI LPDDR Sim	ulation.dram 0.Control I	ogic:PRE: ADDR[1	10] = 0, BAn	k = 00	2000 - 1204	
Debug: At Time	884470220 p	s AXI_LPDDR_Sim	ulation.dram_0.Control_I	ogic:AUTOREFRESH	H: Auto Refre	esh		
AXI_LPDDR_Sim	alation.dram_0.Power_	down_chk: at Ti	me 886220220 ps	Entering Power-I	Down Mode			
SIM 2>	*							
	Wave 🛪 💊 Objects 🔧		ibrary Nemory List ×	sim ×				
d superior				•				

Figure 11 • Transcript Window



Figure 12 shows the single AXI write and AXI read operation.



#### Figure 12 • Single Write and Read Operation

Figure 13 shows the 16-beat AXI burst write and read operation.



Figure 13 • 16-Beat AXI Burst Write and Read



## **Setting Up the Hardware Demo**

The following steps describe how to setup the hardware demo:

1. Connect the jumpers on the IGLOO2 Evaluation Kit, as shown in Table 2.

#### Table 2 • IGLOO2 FPGA Evaluation Kit Jumper Settings

Jumper	Pin (from)	Pin (to)	Comments
J22	1	2	Default
J23	1	2	Default
J24	1	2	Default
J8	1	2	Default
J3	1	2	Default

CAUTION: Ensure that the power supply switch SW7 is switched off while connecting the jumpers.

- 2. Connect the Power supply to the J6 connector, switch on the power supply switch, SW7.
- 3. Connect the FlashPro4 programmer to the J5 connector of the IGLOO2 Evaluation Kit.
- 4. Connect the Host PC USB port to the IGLOO2 Evaluation Kit board's J18 USB connector using the USB mini-B cable.

Figure 14 shows the board setup for running the IGLOO2 MDDR demo on the IGLOO2 Evaluation Kit.



Figure 14 • IGLOO2 Evaluation Kit



5. Ensure that the USB to UART bridge drivers are automatically detected. This can be verified in the **Device Manager** of the host PC. The FTDI USB to UART converter enumerates four COM ports. For USB 2.0, note down the USB Serial Converter D COM port number to use it in the GUI. Figure 15 shows the USB 2.0 Serial port properties. As shown in Figure 15, COM10 is connected to USB Serial Converter D. Refer to "Appendix B: Finding Correct COM Port Number when Using USB 3.0" on page 32 for finding the correct COM port in USB 3.0.



#### Figure 15 • USB Serial 2.0 Port Properties

6. If the USB to UART bridge drivers are not installed, download and install the drivers from www.microsemi.com/soc/documents/CDM\_2.08.24\_WHQL\_Certified.zip.



## **Programming the Demo Design**

The following steps describe how to program the demo design:

- Download the demo design from the following link: http://soc.microsemi.com/download/rsc/?f=m2gl\_dg0534\_liberov11p6\_df
- 2. Switch **ON** the power supply switch **SW7**.
- 3. Launch the FlashPro software.
- 4. Click New Project.
- 5. In the New Project window, type the project name as IGL2\_MDDR\_Demo.
- 6. Click Browse and navigate to the location where you want to save the project.
- 7. Select Single device as the Programming mode.
- 8. Click **OK** to save the project.



Figure 16 • FlashPro New Project



### **Setting Up the Device**

The following steps describe how to configure the device:

- 1. Click **Configure Device** on the FlashPro GUI.
- 2. Click **Browse** and navigate to the location where IGL2\_MDDR\_Demo.stp file is located, and select the file. The default location is:
  - $<\!\!download\_folder>\!\setminus\! IGLO02\_MDDR\_Demo\_DF \setminus Programming\_file \setminus.$
- 3. Click **Open**. The required programming file is selected and is ready to be programmed in the device.

P FlashPro - [IGL2_MDDR_Demo] *	
<u>File Edit View Tools Programmers Configuration Customize Help</u>	
다 😅 🖬   ?   🛐 속 📾 🎬 🕎 🗐 🗐 🕸 🧭 🦚 🧆	
New Project	PROGRAM
Open Project 🔊	
× Programming file	
FIGL2_MDDR_Demo.stp	0
DATE_MODIFIED     Mon Sep 28 16:08:55 2015       STAPL_FILE_NAME     E:\Release\IGLOO2_MDDR_Demo_DF\Programmin       CRRATOR     FlashPro Version: v11.6       DEVICE     M2GL010       PACKAGE     M2GL010-fg484       DATE     2015/09/28	Mode:  Advanced  Action PR0GRAM
STAPL_VERSION JESD71 IDCODE 0F8031CF IDMASK 0FFFFFF DESIGN IGL2_MDDR_Demo	ERASE
SECURITY Disable ALG_VERSION 2	
Chain Parameter Inspect Device	
	Release/IGLOO2_MDDR_Demo_DE/Programming_file/IGL2_MDDR_Demo_staSINGLE_
Leady E:	Increase (IOLOO2_INDDR_Demo_Dr/Programming_hie/IOL2_NDDR_Demo.stp _SINGLE

Figure 17 • FlashPro Project Configuration



#### **Programming the Device**

Click **PROGRAM** to start programming the device. Wait until the **Programmer Status** is changed to **RUN PASSED**, as shown in Figure 18.



Figure 18 • FlashPro Program Passed



#### Running the Hardware Demo

The IGLOO2 MDDR demo comes with a utility, <code>IGL2\_MDDR\_Demo</code>, that runs on the host PC to communicate with the IGLOO2 Evaluation Kit. The UART protocol is used as the underlying communication protocol between the host PC and IGLOO2 Evaluation Kit.

Figure 19 shows initial screen of the IGL2\_MDDR\_Demo utility.



#### Figure 19 • IGL2\_MDDR\_Demo Utility

The IGL2\_MDDR\_Demo utility consists the following sections:

- Serial Port Configuration: Displays the serial port. Baud rate is fixed at 115200
- Data Transfer Type: Single or Burst
- LPDDR SDRAM: Provides Address and Data
- LPDDR Burst Read: Displays the Burst Read Values for the corresponding address
- **C**: Clears the existing data

## Steps to Run GUI

The following steps describe how to run the GUI:

- 1. Launch the utility. The default location is:
  - <download\_folder>\\IGL002\_MDDR\_Demo\_DF\Demo\_Utility\IGL2\_MDDR\_Demo.exe.

Select the appropriate COM port from drop down menu. In this case, it is COM 10.

3. Click **Connect**. The connection status along with the COM Port and Baud rate is shown in the left bottom corner of the screen.



Figure 20 shows the connection status of the utility.

Serial Port Co	onfiguration	LPDE	OR Burst Read			
COM Port	COM10 -		Address	Data	<b>^</b>	
Data Transfe Single (	r Type (8 - byte) 2048 - byte)					
LPDDR SDR Address	AM (0000000)					
Data	0123456789ABCDEF C					
Disconnect	Write	Read		Exit	GL002	
nnected : US	8 Serial Port (COM10) - 1152	00				



#### Performing Single Data Transfer

For a single write or read operation, the AXI Master logic is configured to transfer a burst length of 1 (that is, 8 bytes). For a write operation, the utility sends a 32-bit address and 64-bit (8 bytes) data. The data is then written to the LPDDR SDRAM. For a read operation, the utility sends a 32-bit address and receives 64-bit data from LPDDR and is displayed in the utility.

The following steps describe how to perform a single data transfer:

- 1. Select Single (8-bytes) as Data Transfer Type.
- 2. A 64-bit aligned address is required in the address field. Enter a 32-bit HEX Address in the range 0x00000000 0x03FFFFF8. When a non 64-bit aligned address is provided, the GUI converts it to 64-bit aligned address and performs the write/read. Refer to "Appendix C: Performing Write/Read Operation when Non 64-bit Aligned Address is Provided" on page 34 to perform write/read when non 64-bit aligned address is provided.
- In the Data field, enter a 64-bit data in HEX format.
  - Click Write. The entered data is written to the LPDDR memory.



Serial Port Configuration	LPDD	R Burst Read			
COM Port COM10 -		Address	Data	<u>^</u>	
Data Transfer Type					
Single (8 - byte)					
Burst (2048 - byte)					
LPDDR SDRAM					
Address 00000028 C					
Data 0000A1B2C3D4E5F6 C					
Disconnect	Read		Exit	GLOO2	
Connected : USB Serial Port (COM10) - 1152	00				

Figure 21 shows the **Address** and **Data** values entered for a Single Write operation.

#### Figure 21 • Single Write Operation

- 5. To verify the write operation, perform a read operation to the same address where the data is written.
- 6. Press C to clear the data present in the Data field. Figure 22 highlights the Clear button, C.

Se Accessing LPDDR SDRAM		
Serial Port Configuration	LPDDR Burst Read	
COM Port COM10 -	Address Data	-
Data Transfer Type Single (8 - byte) Burst (2048 - byte) LPDDR SDRAM Address 00000028 C		
Data Disconnect Write Connected : USB Serial Port (COM10) - 115200	Read Exit IGL	.002

#### Figure 22 • Clear Data Field

7. Click **Read** to read the data from the LPDDR SDRAM.



Figure 23 shows the data read from the LPDDR SDRAM.

Serial Port Configuration	LPDDR Burst	Read		
COM Port COM10 -	Add	ress Data		
Data Transfer Type				
LPDDR SDRAM Address 00000028				
Data 0000A1B2C3D4E5F6 C				
Disconnect Write	Read	Exit	GL002	
onnected : USB Serial Port (COM10) - 1152	00			

#### Figure 23 • Single Read Operation

8. Compare the read and write data. The write and read data being same establishes that the write and read operations to the LPDDR SDRAM were successful.

#### Performing Burst Data Transfer

For a burst write or read operation, the AXI Master logic is configured to transfer a burst length of 16 (that is, 128 bytes). In this demo, 16 transfers of 16-beat burst operations are implemented (16 transfers x 16-beat burst data = 2048 bytes data). For a write operation, the utility sends a 32-bit initial address and 64-bit (8 bytes) initial data. After the initial write operation, incremental data is written. For a read operation, the utility sends a 32-bit address and receives 2048 bytes of data from the LPDDR SDRAM and the data is displayed in the utility.

The following steps describe how to perform a burst data transfer:

- 1. Select Burst (2048-bytes) as Data Transfer Type.
- 2. A 64-bit aligned address is required in the address field. Enter a 32-bit HEX Address in the range 0x00000000 0x03FFF7F8. When a non 64-bit aligned address is provided, the GUI converts it into 64-bit aligned address and performs the write/read operation. Refer to "Appendix C: Performing Write/Read Operation when Non 64-bit Aligned Address is Provided" on page 34 to perform write/read when non 64-bit aligned address is provided.
- 3. In the Data field, enter a 64-bit data in HEX format.
- Click Write. The entered data is written to the Address location specified in the Address filed and then the data is incremented by 1 and written to the next address location. This is repeated 256 times to write all the 2048 bytes of data.



Serial Port Config	guration	LPD	DR Burst Read			
COM Port	COM10 -		Address	Data	-	
Data Transfer Ty Single (8 - Burst (204 LPDDR SDRAM Address 00	ype byte) 8 - byte) 1 000000					
Data 00	000000000000000000000000000000000000000	C				
Disconnect	Write	Read		Exit	GLOO	

Figure 24 shows the **Address** and **Data** values entered for a Burst Write operation.

#### Figure 24 • Burst Write Operation

- 5. To verify the write operation, perform a read operation to the same address where the data is written.
- 6. Click **Read**. All the 2048 bytes of data written to the LPDDR is read, and the read data is displayed on the LPDDR Burst Read panel.

Figure 25 shows the burst read data.

	Searcessing LPDDR SDRAM				
	Serial Port Configuration	LPDDF	R Burst Read		
	COM Port COM10 -		Address	Data	<u> </u>
		•	00000000	000000000000000000000000000000000000000	
	Data Transfer Type		80000008	000000000000002	
	Single (8 - byte)		00000010	00000000000003	
	<ul> <li>Burst (2048 - byte)</li> </ul>		0000018	000000000000004	
			0000020	000000000000005	
			0000028	00000000000000	
	Address 00000000 C		00000030	000000000000007	
	Data 000000000000001 [C]		0000038	800000000000008	
	Disconnect Write Connected : USB Serial Port (COM10) - 11520	Read 0		Exit	202

Figure 25 • Burst Read Operation

7. Click Exit to exit the utility.



## Conclusion

This demo shows how to perform read/write operations to LPDDR SDRAM using the IGLOO2 MDDR controller. Options are provided to simulate the design using a SmartDesign testbench and validate the design on the IGLOO2 Evaluation Kit using a GUI interface.

# **Appendix A: Configuring MDDR Controller**

This section describes how to configure the MDDR controller registers using Libero SoC. The configuration options for MDDR are available at the **MDDR** tab of the **Memories** tab in System Builder. Figure 26 shows the **MDDR** tab.

The IGLOO2 Evaluation Kit has the LPDDR memory from Micron. All values provided here are from the Micron datasheet; part number, MT46H32M16LF.

Note: The Automotive Mobile Low-Power DDR SDRAM datasheet is available to download it from Micron website.

💽 System Builder - Memories	
Device Features Memories Peripherals	
Configure	
MDDR	
DDR memory settling time (us): 200	
Import Configuration Export Configuration Restore Defaults	
General Memory Initialization Memory Timing	
Memory Settings	
Memory Type	
Data Width	
Arbitration Scheme 1 (1ype-0	
Highest Priority ID 0	
Address Mapping {ROW,BANK,COLUMN}	
Row Bank Column	
Address Width (bits) 16 🔻 2 💌 10 💌	
I/O Standard	
O LVCMOS18 (Lowest Power)   LPDDRI	
-TO Calibration	
● On ◎ Off	

Figure 26 • System Builder - Memories - MDDR Tab

## **MDDR Configuration Tab**

When using an external memory, the memory controller must wait for the memory to initialize (settling time) before accessing it. The IGLOO2 Evaluation Kit uses the LPDDR memory. Therefore, the DDR controller has to wait at least 200 us. Provide 200 as the value for the field, **DDR memory settling time (us)**.



Note: All the values provided here are from the Micron datasheet. The parameters can be configured according to the user's requirements.

#### General

This section shows the configurations of the General tab.

- Memory Type: LPDDR •
- Data Width: 16 •
- Address Width (bits)
  - **Row**: 16
  - Bank: 2
  - Column: 10

– <b>Bank</b> : 2	
– <b>Column</b> : 10	
Figure 27 shows the General tab after configuration parameters are set.	
(MDDR)	
DDR memory settling time (us): 200	
Import Configuration Export Configuration Restore Defaults	
Coperal Memory Initialization Memory Timina	
General Memory Initialization Memory Initial	
Memory Settings	
Memory Type	
Data Width	
SECDED Enabled ECC	
Arbitration Scheme Type-0	
Highest Priority ID	
Address Mapping {ROW, BANK, COLUMN}	
Row Bank Column	
Address Width (bits) 16 🔻 2 👻 10 💌	
UCCMOS 18 (Lowest Power)  C LVCMOS 18 (Lowest Power)	
IO Calibration	
On Off	

Figure 27 • System Builder MDDR Configuration – General Tab



#### **Memory Initialization**

This section shows the configurations of the **Memory Initialization** tab.

- Burst length: 8
- Burst Order: Sequential
- Timing Mode: 1T
- CAS Latency: 3
- Self Refresh Enabled: NO
- Auto Refresh Burst Count: Single
- Powerdown Enabled: YES
- Stop the Clock: NO
- Deep Powerdown enabled: NO
- Powerdown Entry Time: 320

Figure 28 shows the Memory Initialization tab after configuration parameters are set.

MDD	2		
	nemory securing time (us): 20		
	Import Configuration Expo	rt Configuration Restore Defaults	
	General Memory Initial	ization Memory Timing	
	Burst Length	8	Bits
	Burst Order	Sequential 🔹	]
	Timing Mode	11 -	]
	CAS Latency	3	Clks
	Self Refresh Enabled	NO	Bursts
	Auto Refresh Burst Count	Single 🗸 🗸	
	Powerdown Enabled	YES 🔻	
	Stop the Clock	NO •	
	Deep Powerdown Enabled	NO 🔻	
	Powerdown Entry Time	320	
	Additive CAS Latency	<b>▼</b>	Clks
	CAS Write Latency	5 👻	Clks
	Zqinit	0	Clks
	ZQCS	0	Clks
	ZQCS Interval	0	Clks
	Local ODT	▼	
	Drive Strength	Full •	
	Partial-Array Self Refresh	Full array 🔹	

Figure 28 • System Builder MDDR Configuration – Memory Initialization Tab



## **Memory Timing**

This section shows the configurations of the **Memory Timing** tab.

- Time To Hold Reset before INIT: 0
- MRD: 4
- RAS (Min): 8
- RAS (Max): 8192
- RCD: 6
- **RP**: 7
- **REFI**: 3104
- RC: 12
- XP: 3
- **CKE**: 3
- **RFC**: 79
- **FAW**: 0

Figure 29 shows the Memory Timing tab after configuration parameters are set.



Figure 29 • System Builder MDDR Configuration – Memory Timing Tab

# Appendix B: Finding Correct COM Port Number when Using USB 3.0

FTDI USB to UART converter enumerates the four COM ports. In USB 3.0, the four available COM ports are in Location 0. Figure 30 shows the USB 3.0 Serial port properties.



Figure 30 • USB 3.0 Serial Port Properties



To find out the correct COM port, program the IGLOO2 Evaluation Kit board with the provided programming file. Connect each available COM port and click **Write**. If a wrong COM port is selected, the GUI displays the read error. Try with all four available COM ports until the read error message disappears.

Figure 31 shows the read error message.



# Appendix C: Performing Write/Read Operation when Non 64-bit Aligned Address is Provided

When a non 64-bit aligned address is provided in the GUI, the GUI converts it into the 64-bit aligned address (0, 8,10,18,20,28,30,38 ...) and performs the write/read operation.

- 1. Enter the non 64-bit aligned 32-bit address in HEX format.
- 2. Enter the 64-bit data in HEX format.

Figure 32 shows the non 64-bit aligned address entered in the GUI.



Figure 32 • Non 64-bit Aligned Address





3. Click **Write** to perform the write operation. GUI converts the address into 64-bit aligned address and performs the write operation.

Figure 33 shows the GUI pop-up information message and converted 64-bit aligned address.

23 LPDDR SDRAM Address X LPDDR SDRAM start address 0x00000015 is not 64-bit aligned Writing to 64-bit aligned start address 0x00000010 ОК LPDD 00000010 Address C 0123456789ABCDEF С Data 64 bit aligned adress Disconnect Write Read Exit IGLOO2 Connected : USB Serial Port (COM10) - 115200 Figure 33 • Converted 64-bit Aligned Address 3



# List of Changes

ン

The following table shows important changes made in this document for each revision.

Date	Changes			
Revision 5 (November 2015)	Changed MDDR_CLK : DDR_FIC_CLK ratio to 1:1 and updated Figure 6, Figure 12, and Figure 13 (SAR 73229).			
Revision 4 (October 2015)	Updated the document for Libero v11.6 software release changes (SAR 72065).	NA		
Revision 3 (March 2015)	Updated the document for Libero SoC v11.5 (SAR 65209).	NA		
Revision 2 (August 2014)	Updated the document for Libero SoC v11.4	NA		
Revision 1 (March 2014)	Initial release	NA		

م



# **Product Support**

Microsemi SoC Products Group backs its products with various support services, including Customer Service, Customer Technical Support Center, a website, electronic mail, and worldwide sales offices. This appendix contains information about contacting Microsemi SoC Products Group and using these support services.

## **Customer Service**

Contact Customer Service for non-technical product support, such as product pricing, product upgrades, update information, order status, and authorization.

From North America, call 800.262.1060 From the rest of the world, call 650.318.4460 Fax, from anywhere in the world, 408.643.6913

## **Customer Technical Support Center**

Microsemi SoC Products Group staffs its Customer Technical Support Center with highly skilled engineers who can help answer your hardware, software, and design questions about Microsemi SoC Products. The Customer Technical Support Center spends a great deal of time creating application notes, answers to common design cycle questions, documentation of known issues, and various FAQs. So, before you contact us, please visit our online resources. It is very likely we have already answered your questions.

## **Technical Support**

For Microsemi SoC Products Support, visit http://www.microsemi.com/products/fpga-soc/design-support/fpga-soc-support.

## Website

You can browse a variety of technical and non-technical information on the Microsemi SoC Products Group home page, at http://www.microsemi.com/products/fpga-soc/fpga-and-soc.

## **Contacting the Customer Technical Support Center**

Highly skilled engineers staff the Technical Support Center. The Technical Support Center can be contacted by email or through the Microsemi SoC Products Group website.

## Email

You can communicate your technical questions to our email address and receive answers back by email, fax, or phone. Also, if you have design problems, you can email your design files to receive assistance. We constantly monitor the email account throughout the day. When sending your request to us, please be sure to include your full name, company name, and your contact information for efficient processing of your request.

The technical support email address is soc\_tech@microsemi.com.



#### **My Cases**

Microsemi SoC Products Group customers may submit and track technical cases online by going to My Cases.

#### Outside the U.S.

Customers needing assistance outside the US time zones can either contact technical support via email (soc\_tech@microsemi.com) or contact a local sales office. Visit About Us for sales office listings and corporate contacts.

## **ITAR Technical Support**

For technical support on RH and RT FPGAs that are regulated by International Traffic in Arms Regulations (ITAR), contact us via soc\_tech@microsemi.com. Alternatively, within My Cases, select **Yes** in the ITAR drop-down list. For a complete list of ITAR-regulated Microsemi FPGAs, visit the ITAR web page.



Microsemi Corporate Headquarters One Enterprise, Aliso Viejo, CA 92656 USA

Within the USA: +1 (800) 713-4113 Outside the USA: +1 (949) 380-6100 Sales: +1 (949) 380-6136 Fax: +1 (949) 215-4996

E-mail: sales.support@microsemi.com

© 2015 Microsemi Corporation. All rights reserved. Microsemi and the Microsemi logo are trademarks of Microsemi Corporation. All other trademarks and service marks are the property of their respective owners.

Microsemi Corporation (Nasdaq: MSCC) offers a comprehensive portfolio of semiconductor and system solutions for communications, defense & security, aerospace and industrial markets. Products include high-performance and radiation-hardened analog mixed-signal integrated circuits, FPGAs, SoCs and ASICs; power management products; timing and synchronization devices and precise time solutions, setting the world's standard for time; voice processing devices; RF solutions; discrete components; security technologies and scalable anti-tamper products; Ethernet Solutions; Power-over-Ethernet ICs and midspans; as well as custom design capabilities and services. Microsemi is headquartered in Aliso Viejo, Calif., and has approximately 3,600 employees globally. Learn more at **www.microsemi.com**.

Microsemi makes no warranty, representation, or guarantee regarding the information contained herein or the suitability of its products and services for any particular purpose, nor does Microsemi assume any liability whatsoever arising out of the application or use of any product or circuit. The products sold hereunder and any other products sold by Microsemi have been subject to limited testing and should not be used in conjunction with mission-critical equipment or applications. Any performance specifications are believed to be reliable but are not verified, and Buyer must conduct and complete all performance and other testing of the products, alone and together with, or installed in, any end-products. Buyer shall not rely on any data and performance specifications or parameters provided by Microsemi. It is the Buyer's responsibility to independently determine suitability of any products and to test and verify the same. The information provided by Microsemi hereunder is provided "as is, where is" and with all faults, and the entire risk associated with such information is entirely with the Buyer. Microsemi does not grant, explicitly or implicitly, to any party any patent rights, licenses, or any other IP rights, whether with regard to such information itself or anything described by such information. Information provided in this document is proprietary to Microsemi, and Microsemi reserves the right to make any changes to the information in this document or to any products and services at any time without notice.