

Using AES System Services in SmartFusion2 and IGLOO2 Devices - Libero SoC v11.6

Table of Contents

Purpose	1
Introduction	2
References	2
Design Requirements	2
AES Engine	3
AES Mode of Operation	5
SmartFusion2 and IGLOO2 Cryptographic Block	5
System Controller Block in SmartFusion2	5
System Controller Block in IGLOO2	6
Using AES Services in SmartFusion2 and IGLOO2	7
Design Description	10
Design Example - Using AES Services in SmartFusion2	10
Hardware Implementation	11
Software Implementation	12
Running the Design	12
Design Example - Using AES Services in IGLOO2	15
Hardware Implementation	15
Running the Design	16
CBC-MAC Example	18
Design Example - CBC-MAC	18
Design Example - Using CBC-MAC in SmartFusion2	18
Software Implementation	18
Running the Design	19
Design Example - Using CBC-MAC in IGLOO2	20
Running the Design	20
Conclusion	21
Appendix A - Design and Programming Files	22
List of Changes	23

Purpose

This application note provides the design example for using the advanced encryption standard (AES) encryption and decryption in the SmartFusion[®]2 system-on-chip (SoC) field programmable gate array (FPGA) and IGLOO[®]2 FPGA devices. It also shows a cryptography application example for using AES encryption and generating cipher block chaining message authentication code (CBC-MAC) using the SmartFusion2 and IGLOO2 devices.

Introduction

AES is an encryption solution developed to achieve several rapidly-evolving security concerns that have arisen within the computer and embedded semiconductor industries. Selected devices of the SmartFusion2 SoC FPGA and IGLOO2 FPGA families allow the user to access the built-in AES engines and use AES encryption and decryption operation. These devices are marked as S (Data and Design Security) in the device part number. The AES engine in the SmartFusion2 and IGLOO2 devices is part of the Cryptographic Services block and resides in the system controller. The AES engine in the SmartFusion2 and IGLOO2 devices can accept 128-bit plain text input word and generates the corresponding 128-bit ciphertext output word using a supplied 128-/256-bit AES key. It also provides a reverse function by generating plaintext from the supplied ciphertext using the same AES key as used for encryption. The AES engine is accessible through the system services. The system services are system controller actions initiated by asynchronous events from the ARM® Cortex®-M3 processor in the SmartFusion2 device or a fabric master in the SmartFusion2 and IGLOO2 devices. The AES cryptographic services can be used for data security applications and can be disabled through factory or user security settings.

References

The following list of references is used in this document:

- [UG0331: SmartFusion2 Microcontroller Subsystem User Guide](#)
- [UG0450: SmartFusion2 SoC and IGLOO2 FPGA System Controller User Guide](#)
- [UG0541: SmartFusion2 SoC FPGA Evaluation Kit User Guide](#)
- [UG0448: IGLOO2 FPGA High Performance Memory Subsystem User Guide](#)
- [UG0478: IGLOO2 FPGA Evaluation Kit User Guide](#)

Design Requirements

Table 1 and Table 2 list the design requirements of SmartFusion2 and IGLOO2.

Table 1 • SmartFusion2 - Design Requirements

Design Requirements	Description
Hardware Requirements	
SmartFusion2 Security Evaluation Kit (M2S-EVAL-KIT) <ul style="list-style-type: none">• 12 V adapter (provided along with the kit)• FlashPro4 programmer (provided along with the kit)• M2S090TS-1FGG484	Rev D or later
Host PC or Laptop	Any 64-bit Windows Operating System
Software Requirements	
Libero® System-on-Chip (SoC)	v11.6
SoftConsole	3.4 SP1

Table 2 • IGLOO2 - Design Requirements

Design Requirements	Description
Hardware Requirements	
IGLOO2 Evaluation Kit <ul style="list-style-type: none"> • 12 V Wall-Mounted Power Supply (provided along with the kit) • FlashPro4 programmer (provided along with the kit) • M2GL090TS-1FGG484 	Rev D or later
Host PC or Laptop	Any 64-bit Windows Operating System
Software Requirements	
Libero SoC	v11.6
<i>Note: The IGLOO2 design uses the M2GL090TS-1FGG484 device in the IGLOO2 Evaluation Kit. However, the official IGLOO2 Evaluation Kit uses M2GL010T-1FGG484 device. To run the application note design in M2GL010T-1FGG484, refer to the KB5659 for migrating from M2GL090TS-1FGG484 to M2GL010T-1FGG484.</i>	

AES Engine

The AES engine uses the Rijndael algorithm with National Institute of Standards and Technology (NIST) approved parameters as described in Federal Information Processing Standards (FIPS) Publication (PUB) 197. The AES encryption algorithm receives 128-bit of plaintext data and 128-/192-/256-bit of a cipher key as input. After several rounds of computation, it produces 128-bit enciphered version of the original plaintext data as output. The key size used for an AES cipher determines the number of transformation rounds to convert the input into the final output, ciphertext. During the rounds of the algorithm, the data bits are subjected to byte substitution, data shift operations, data mixing operations, and additional operations (XOR) with an expanded version of the original 128-/192-/256-bit cipher key. The reverse happens during the decryption operation.

The SmartFusion2 and IGLOO2 AES engine can be operated in 128-bit key mode or 256-bit key mode and supports both encryption and decryption services.

Figure 1 shows the AES encryption algorithm with 128-bit key.




Figure 1 • AES Encryption Algorithm (128-bit Cipher Key)

The SmartFusion2 and IGLOO2 AES engine assumes that the input data is in complete 128-bit blocks and provides the complete 128-bit output blocks. Add any padding bits to the incomplete plaintext blocks before calling the AES encryption service and remove any padding bits after receiving the results of the AES decryption service. The input and output data format of the AES services is little-endian type. The first byte of the first block is at the lowest address and there are no word alignment requirements. In other words, consecutive bytes of the plaintext, ciphertext, and keys from the first to last are stored in order in memory from the lowest to the highest bit address.

AES Mode of Operation

The mode of operation describes how to apply the ciphers single-block operation repeatedly to securely transform the data that is larger than a block. The built-in system services are designed to support the following cipher operating modes as recommended in NIST Special Publication 800-38A, recommendation for Block Cipher Modes of Operation:

- [Electronic Codebook](#)
- [Cipher-Block Chaining](#)
- [Output Feedback](#)
- [Counter](#)

Electronic Codebook

The electronic codebook (ECB) mode is a confidentiality mode that features, for a given key, the assignment of a fixed ciphertext block to each plaintext block, analogous to the assignment of code words in a codebook. It is the simplest encryption mode. The message is divided into blocks and each block is encrypted separately. Identical plaintext blocks are encrypted into identical ciphertext blocks; thus, it does not hide data patterns well.

Cipher-Block Chaining

The cipher block chaining (CBC) mode features the combination (chaining) of the plaintext blocks with the previous ciphertext blocks. To make each message unique, an initialization vector (IV) must be used in the first block. The IV need not to be secret, but it must be unpredictable.

Output Feedback

The output feedback (OFB) features the iteration of the forward cipher on an IV to generate a sequence of output blocks that are XORed with the plaintext to produce the ciphertext and vice-versa. The OFB mode requires a nonce IV, that is, the IV must be unique for each execution of the mode under the given key.

Counter

The counter (CTR) mode features the application of the forward cipher to a set of input blocks, called counters, to produce a sequence of output blocks that are XORed with the plaintext to produce the ciphertext and vice-versa. The sequence of counters must have the property that each block in the sequence is different from every other block, thus the IV should be a nonce and must be unique for each execution of the mode under the given key.

In the SmartFusion2 and IGLOO2 devices, the OPMODE parameter specifies the cipher operating mode, refer to [Table 3 on page 8](#). The IV parameter used during the AES system service specifies the IV.

Refer to "[Using AES Services in SmartFusion2 and IGLOO2](#)" section on [page 7](#) for more information.

SmartFusion2 and IGLOO2 Cryptographic Block

In the SmartFusion2 and IGLOO2 devices, the AES engine is part of this Cryptographic Services block that resides in System Controller.

System Controller Block in SmartFusion2

The Cryptographic Services block can be accessed through the communication block (COMM_BLK). There are two communication block (COMM_BLK) instances: one in the microcontroller subsystem (MSS) that the user interfaces with and the other that communicates with the first block that is located in the system controller. The COMM_BLK consists an APB interface, eight byte transmit FIFO, and eight byte receive FIFO. The COMM_BLK provides a bi-directional message passing facility between the MSS and the system controller. The AES system services are initiated using the COMM_BLK in the MSS, which can be read or write by any master on the AMBA high performance bus (AHB) matrix; typically either the Cortex-M3 processor or a design in the FPGA fabric (also known as a fabric master). The system controller receives the command through the COMM_BLK in the system controller. The system controller uses the SII master, an MSS bus master controlled by the system controller, to get the additional details and options of the AES command at an address provided in the original COMM_BLK

command, pointing where this structured data has been stored in the memory before invoking the command. The AES output bytes returned by the system controller are written to a memory address specified in this data structure. On completion of the requested service, the system controller returns a status message through the COMM_BLK.

Figure 2 shows the system controller block in the SmartFusion2 device, where the Cryptographic Services block resides.




Figure 2 • System Controller Block in SmartFusion2

System Controller Block in IGLOO2

The architecture and uses of the AES engine are similar to the IGLOO2 device except the COMM_BLK in the system controller communicated with COMM_BLK in high performance memory subsystem (HPMS). It is required to use a fabric master to initiate the AES system services. Microsemi® provides the CoreSysService Directcore IP that acts as fabric master to use the AES system services. The CoreSysServices soft IP communicates with the COMM_BLK through one of the fabric interface controllers (FICs), sends the AES system service request, retrieves the ciphertext output, and sends to use the interface.

The diagram illustrates the Zynq-7000 SoC architecture, which is a System-on-Chip (SoC) integrating a microcontroller (System Controller) with an FPGA fabric.

System Controller: This block contains the microcontroller core and its associated peripherals:

- Random Number Generator** and **Oscillator Control** are at the top.
- Cryptographic Services** and **SPI** are in the middle.
- JTAG** and **SII Master** are at the bottom.
- COMM_BLK** (Communication Block) contains **RX FIFO** and **TX FIFO** buffers.
- Oscillators** are connected to the bottom of the System Controller.

HPMS (High-Performance Microcontroller Subsystem): This block contains the microcontroller core and its associated peripherals:

- Reset Controller** is at the top.
- COMM_BLK** (Communication Block) contains **TX FIFO** and **RX FIFO** buffers.
- APB_1** (Advanced Peripheral Bus) is connected to the COMM_BLK.
- AHB SII Master** is connected to the COMM_BLK.
- AHB Bus Matrix** is connected to the AHB SII Master.
- FIC** (Fabric Interface Controller) is connected to the AHB Bus Matrix.

FPGA Fabric: This block contains the programmable logic:

- Fabric Master** is connected to the FIC.

External Signals:

- DEVRST_N** (Device Reset) is connected to the System Controller.
- SPI Signals for Programming** are connected to the SPI block.
- JTAG Signals** are connected to the JTAG block.

Interconnections:

- The **PCR** (Programmable Configuration Register) is connected from the System Controller to the Reset Controller.
- The **COMM_BLK** in the System Controller is connected to the **COMM_BLK** in the HPMS.
- The **AHB SII Master** in the HPMS is connected to the **SII Master** in the System Controller.
- The **AHB Bus Matrix** in the HPMS is connected to the **AHB SII Master** and the **FIC**.
- The **FIC** is connected to the **Fabric Master** in the FPGA Fabric.
- The **USI** (Universal Serial Interface) and **UJTAG** (Universal JTAG) are connected between the System Controller and the FPGA Fabric.

Figure 3 • System Controller Block in IGLOO2

Also, refer to the Communication Block chapter in the *UG0331: SmartFusion2 Microcontroller Subsystem User Guide*, *UG0448: IGLOO2 FPGA High Performance Memory Subsystem User Guide* for more information on System Controller.

In the SmartFusion2 device, the AES services can be accessed using the `mss_sys_services` driver in the firmware `core configurator`. In the IGLOO2 device, use a master in fabric to initiate the AES system services in the system controller through the `COMM_BLK`. You can create any fabric master block following the steps explained below or use `CoreSysServices` soft IP for the AES services. `CoreSysServices` provides a simple user interface in one side and an AHB-Lite master interface on the FIC side to use the system services through the `COMM_BLK`. You can use the IGLOO2 approach in the SmartFusion2 device also.

- Using firmware core through the MSS
- Using CoreSysService or own state logic as fabric master

The following steps describe how to use the 128-bit AES encryption system service in the IGLOO2 device:

1. Set up the AES128DATAPTR descriptor in the user memory space as shown in [Table 3](#), containing the following 44 bytes.

Table 3 • AES128DATAPTR Structure

Offset	Length (Bytes)	Field	Description
0	16	KEY	Encryption key to be used
16	16	IV	IV (Ignored for ECB mode)
32	2	NBLOCKS	Number of 128-bit blocks to process (maximum 65535)
34	1	MODE	<p>Cipher operating mode.</p> <ul style="list-style-type: none"> • Bit 7: DECRYPT • Bit 6: RESERVED • Bit 1: OPMODE • Bit 0: OPMODE <p>DECRYPT: If DECRYPT is 0 then the data at SRCADDRPTR field is treated as plaintext for encryption. If DECRYPT is 1 then the data at SRCADDRPTR field is treated as cipher text for decryption.</p> <p>OPMODE: Defines operating mode.</p> <ul style="list-style-type: none"> • 00: ECB mode • 01: CBC mode • 10: OFB mode • 11: CTR mode
35	1	RESERVED	Reserved
36	4	DSTADDRPTR	Pointer to return data buffer
40	4	SRCADDRPTR	Pointer to data to encrypt/decrypt

2. Enable the COMBLK_INTR interrupt from the COMM_BLK block to fabric by enabling COMBLK_INTR_ENBL bit (29-bit) in INTERRUPT_ENABLE0 register at address 0x40006000.
3. Setup the registers in the COMM_BLK and send the command for 128-bit AES (0x03). [Table 4](#) describes the AES command values.

Table 4 • AES Command Value

System Service Name	Command Value
128-bit AES Cryptographic Service	3
256-bit AES Cryptographic Service	6

The system controller receives the command through the COMM_BLK in the system controller. The system controller reads the key and data from the address pointer and generates the AES ciphertext test. On completion, the service system controller returns a status message through the COMM_BLK.

Wait for RCVOKAY bit to be set in the COMM_BLK STATUS register.

4. Read the Word Data register in the COMM_BLK and check the command, status code, and AES128DATAPTR descriptor pointer as shown in [Table 5 on page 9](#).

Table 5 • 128-bit AES Service Response

Offset	Length (Bytes)	Field	Description
0	1	CMD = 3	Command
1	1	STATUS	Command status
1	4	AES128DATAPTR	Pointer to AES128DATA descriptor


Table 6 shows the service response status codes.

Table 6 • Service Response Status Codes

Status	Description
0	Success
127	HRESP error occurred during the MSS transfer
253	Not licensed
254	Service disabled by factory security
255	Service disabled by user security

5. Read the AES data from user memory space (at the return, data buffer address is specified in 1).

Figure 4 shows the AES system service data flow diagram in the IGLOO2 device.


Figure 4 • AES Service Flow Diagram in IGLOO2

The steps for using the AES service in 256-bit key mode are similar to SmartFusion2. [Figure 5](#) shows the system service data flow diagram while initiating the AES service from the Cortex-M3 processor.




Figure 5 • AES Service Flow Diagram in SmartFusion2

Note: You can use CoreSysServices IP in the SmartFusion2 or IGLOO2 devices and initiate the AES system service using its simple user interface. Send the AES service request with the required data/parameter to CoreSysServices IP. CoreSysServices IP performs the required steps to setup the descriptor, sends the command through the COM_BLK to the AES service, and reads the data back from the eSRAM. Refer to the [CoreSysServices Handbook](#) for more information.

Design Description

This application note includes two design examples for using the AES system service:

- **AES_Services_SF2** design example: Demonstrates 128-bit and 256-bit AES encryption and decryption in the SmartFusion2 device using the Microsemi system driver firmware code.
- **AES_Services_IGL2** design example: Demonstrates 128-bit AES encryption and decryption in the IGLOO2 device using the Microsemi CoreSysServices IP core.

The SmartFusion2 device design is implemented on the SmartFusion2 Security Evaluation Kit (M2S-EVAL-KIT) using the M2S090TS-1FGG484 device. The IGLOO2 device design is implemented on the IGLOO2 Evaluation Kit board using the M2GL090TS-1FGG484 device.

Design Example - Using AES Services in SmartFusion2

The design example consists the RC oscillator, a fabric CCC, and MSS. The fabric PLL is used to provide the base clock for the MSS. The system services are run using various C routine in the MSS, as shown in the sub-sections. In addition, a universal asynchronous receiver/transmitter (UART1) in the MSS is used to display the operation of the AES system service.

Hardware Implementation

The RC oscillator is used to generate a 50 MHz input clock and the fabric PLL is used to generate a 100 MHz clock from the RC oscillator. The 100 MHz clock is used as the base clock for the MSS. The MMUART_1 signals are routed through the FPGA fabric for communicating with the serial terminal program. The counter block is used to show that the device is up and running.

Figure 6 shows a block diagram of the design example.




Figure 6 • SmartFusion2 AES System Service Design Example

Software Implementation

The software design example performs the following operations:

1. Initialize the System Controller Enable
2. Initialize MMUART_1
3. Perform various cryptography services:
 - Encrypt with 128-bit AES cryptography service
 - Decrypt with 128-bit AES cryptography service
 - Encrypt with 256-bit AES cryptography service
 - Decrypt with 256-bit AES cryptography service

aes128_encryption ();

The `aes128_encryption()` function provides access to the SmartFusion2 AES-128 encryption cryptography service. It allows you to perform AES encryption and choose the mode of operation: ECB, CBC, OFB, or CTR mode. It allows you to specify the number of 128-bit blocks of plaintext to be processed by the AES-128 system service. It also adds the padding bits to the incomplete blocks before calling the AES system service.

aes128_decryption ();

The `aes128_decryption()` function provides access to the SmartFusion2 AES-128 decryption cryptography service. It allows you to perform AES decryption and choose the mode of operation: ECB, CBC, OFB, or CTR mode. It allows you to specify the number of 128-bit blocks of ciphertext to be processed by the AES-128 system service. It also adds the padding bits to the incomplete blocks before calling the AES system service.

aes256_encryption ();

This function is similar to `aes128_encryption()` and provides access to the SmartFusion2 AES-256 encryption cryptography service function using the 256-bit key.

aes256_decryption ();

This function is similar to `aes128_decryption()` and provides access to the SmartFusion2 AES-256 decryption cryptography service function using the 256-bit key.

Running the Design

The following steps describe how to run the design example on the SmartFusion2 Security Evaluation Kit (M2S-EVAL-KIT) using the M2S090TS-1FGG484 device:

1. Connect the power supply to the SmartFusion2 Security Evaluation Kit (M2S-EVAL-KIT) board.
2. Plug the FlashPro4 ribbon cable into JTAG Programming Header on the SmartFusion2 Security Evaluation Kit (M2S-EVAL-KIT) board.
3. Program the SmartFusion2 Security Evaluation Kit (M2S-EVAL-KIT) board with the provided STAPL file (refer to "Appendix A: Design and Programming Files" on page 22) using FlashPro4.

4. Connect the host PC to the J24 connector using the USB min-B cable.




Figure 7 • SmartFusion2 Security Evaluation Kit (M2S-EVAL-KIT) Board

5. Invoke the SoftConsole Integrated Design Environment (IDE) from the Libero SoC software project and launch the debugger.
6. Start a HyperTerminal session with 57600 baud rate, 8 data bits, 1 stop bit, no parity, and no flow control. Use other serial terminal emulation programs such as PuTTY or Tera Term if HyperTerminal is not available. Refer to the [Configuring Serial Terminal Emulation Programs Tutorial](#) for configuring HyperTerminal, Tera Term, or PuTTY.

7. Run the debugger in the SoftConsole tool. The HyperTerminal window shows various options to run the AES encryption and decryption. Follow the instruction on the screen to run the example. [Figure 8](#) shows the HyperTerminal.

```

***** SmartFusion2 Cryptography System Services Example *****
***** This example project demonstrates the use of the SmartFusion2 cryptography
System Services. The following system service are demonstrated:
- AES-128 encryption and decryption.
- AES-256 encryption and decryption.
Please refer to the README.txt for input and output data format.

-----
Select the Cryptographic operation to perform:
Press Key '1' to perform AES-128 encryption
Press Key '2' to perform AES-128 decryption
Press Key '3' to perform AES-256 encryption
Press Key '4' to perform AES-256 decryption
-----

Enter the 128 bit key to be used for AES (as hex Bytes, LS Byte first):
0x33 0x33 0x33 0x33 0x33 0x33 0x33 0x33
0x33 0x33 0x33 0x33 0x33 0x33 0x33 0x33

Enter the 128 bit initialization vector(IV) to be used for AES
(as hex Bytes, LS Byte first):

-----
Select AES modes:
- ECB: Electronic CodeBook Mode.      Press key 'A'
- CBC: Cipher Block Chaining Mode.     Press key 'B'
- OFB: Output Feedback Mode.           Press key 'C'
- CTR: Counter Mode.                  Press key 'D'
Selected Encryption Mode : Electronic CodeBook Mode

-----
Enter the 16 bytes of input data to encrypt (as hex Bytes, LS Byte first):
0x11 0x11 0x11 0x11 0x11 0x11 0x11 0x11
0x11 0x11 0x11 0x11 0x11 0x11 0x11 0x11

Encrypted data:
0xfd 0x81 0x36 0x9a 0x5f 0x73 0xa2 0x2f
0xd5 0xc4 0x33 0x70 0xcf 0x8b 0xb8 0x6f

Press any key to continue.

-----
Select the Cryptographic operation to perform:
Press Key '1' to perform AES-128 encryption
Press Key '2' to perform AES-128 decryption
Press Key '3' to perform AES-256 encryption
Press Key '4' to perform AES-256 decryption
-----

Enter the 128 bit key to be used for AES (as hex Bytes, LS Byte first):
0x33 0x33 0x33 0x33 0x33 0x33 0x33 0x33
0x33 0x33 0x33 0x33 0x33 0x33 0x33 0x33

Enter the 128 bit initialization vector(IV) to be used for AES
(as hex Bytes, LS Byte first):

-----
Select AES modes:
- ECB: Electronic CodeBook Mode.      Press key 'A'
- CBC: Cipher Block Chaining Mode.     Press key 'B'
- OFB: Output Feedback Mode.           Press key 'C'
- CTR: Counter Mode.                  Press key 'D'
Selected Decryption Mode : Electronic CodeBook Mode

-----
Enter the 16 bytes of input data to decrypt (as hex Bytes, LS Byte first):
0xfd 0x81 0x36 0x9a 0x5f 0x73 0xa2 0x2f
0xd5 0xc4 0x33 0x70 0xcf 0x8b 0xb8 0x6f

Decrypted data:
0x11 0x11 0x11 0x11 0x11 0x11 0x11 0x11
0x11 0x11 0x11 0x11 0x11 0x11 0x11 0x11

Press any key to continue.

```

Figure 8 • AES System Service Design Example using HyperTerminal

Note: The ASCII-Hex notation is used for input by the program so the data is more easily readable.

The data goes from the first byte to the last byte of the multi-byte message, IV, key, and so on entered or displayed from left to right (and then top to bottom, if multi-line) as shown by the terminal emulator. Each byte is represented by two ASCII characters selected by value from the ordered sixteen character set 0-9 and a-f with the leftmost ASCII character representing the first four bits of the byte (that is, bits 7:4) encoded into a hexadecimal digit having its first binary bit (bit 7) interpreted as the most significant bit, and then the resulting hexadecimal digit encoded into an 8-bit ASCII character; the rightmost ASCII character representing the following four bits (bits 3:0) are encoded with the last binary bit of the byte (bit 0) being interpreted as the least significant of the second hexadecimal digit. The AES output is the Hex data displayed in endian order.

Design Example - Using AES Services in IGLOO2

The design consists the IGLOO2 HPMS, the on-chip 50 MHz RC oscillator, a Fabric CCC, the CoreSysServices IP block, the CoreRESET IP block, a CoreABC IP block, a CoreUART_apb IP block, a fabric state machine to control the CoreSysServices block, and an APB data block to reformat the AES output so it can be displayed by a terminal emulator.

Hardware Implementation

The 50 MHz RC oscillator is used as the main clock. It is used with a CCC to provide the 100 MHz reference clock to the HPMS. The 100 MHz clock is also used as a main clock for the fabric blocks. The HPMS is configured to use the CoreResetP block to generate reset signals for all the blocks. The CoreSysServices IP is configured to use the AES system services. It sends a command to the system controller through COMM block in the HPMS. The fabric SysService state control logic initiates the AES system service and captures the AES data from CoreSysService. The fabric SysService state block sends the plaintext AES data that (in the example design) is basically a big-endian binary counter that increments the AES plaintext after every AES encryption operation. The incremented value is used as the input for the next encryption operation. The fabric SysService state block uses the most recent ciphertext AES data that is calculated as input for the decryption operation. The UART controller block is mainly used to display the AES output to HyperTerminal; it is not required for the AES operation. The APB data block captures the AES data values and converts the binary data to ASCII Hexa data to display in human readable format on the HyperTerminal.

The CoreABC program controls initiating fabric state machine and displaying the data through the CoreUARTapb interface.

Figure 9 shows the block diagram of the design example.




Figure 9 • IGLOO2 AES System Service Design Example

Running the Design

The following steps describes how to run the design example on the IGLOO2 Evaluation Kit board using the M2GL090TS-1FGG484 device:

1. Connect the power supply to the IGLOO2 Evaluation Kit board.
2. Plug the FlashPro4 ribbon cable into connector J5 (JTAG Programming Header) on the IGLOO2 Evaluation Kit board.
3. Connect the mini USB cable between the FlashPro4 and the USB port of the PC.
4. Connect the host PC to the J18 connector using the USB min-B cable. Ensure that the USB to UART bridge drivers are automatically detected (can be verified in the Device Manager).
5. If USB to UART bridge drivers are not installed, download and install the drivers from www.microsemi.com/soc/documents/CDM_2.08.24_WHQL_Certified.zip.
6. Start a HyperTerminal session with 57600 baud rate, 8 data bits, 1 stop bit, no parity, and no flow control. Use other serial terminal emulation programs such as PuTTY or Tera Term if HyperTerminal is not available. Refer to [Configuring Serial Terminal Emulation Programs Tutorial](#) for configuring HyperTerminal, Tera Term, or PuTTY.
7. Program the IGLOO2 Evaluation Kit board with the provided STAPL file (refer to "Appendix A: Design and Programming Files" on page 22) using FlashPro4.





Figure 10 • IGLOO2 Evaluation Kit Board

After programming, HyperTerminal displays a message to run the AES system services, as shown in Figure 11 on page 17.



```

COM14:57600baud - Tera Term VT
File Edit Setup Control Window Help

Enter your choice
1.Start aes encryption
2.Start aes decryption
1
aes value
C8BE1814
BAD85B45
46E521C6
D333DD0E

Enter your choice
1.Start aes encryption
2.Start aes decryption
2
aes value
00000000
00000000
00000000
00000000

Enter your choice
1.Start aes encryption
2.Start aes decryption
1
aes value
39A904C2
A85E231D
ED176AB2
E30D35E5

Enter your choice
1.Start aes encryption
2.Start aes decryption
2
aes value
00000000
00000000
00000000
00000001

Enter your choice
1.Start aes encryption
2.Start aes decryption

```

Figure 11 • HyperTerminal Showing CoreSysService Design Output

CBC-MAC Example

In cryptography, CBC-MAC is a technique for constructing a message authentication code from a block cipher. It uses the AES encryption in CBC mode. The IV used in first block is zero. Then a chain of blocks is created as each block depends on the proper encryption of the previous block.

Figure 12 shows the technique for CBC-MAC.




Figure 12 • CBC-MAC of a Message

This application note shows the design example to generate CBC-MAC in the SmartFusion2 and IGLOO2 devices.

Note: The CBC-MAC design example uses message size that is exact multiple of 128 bits, and it must not be used in a production environment without careful review by a qualified cryptographer.

Design Example - CBC-MAC

This section describes the CBC-MAC application design example. The CBC-MAC design is implemented in both the SmartFusion2 and IGLOO2 devices.

- **CBC_MAC_SF2 design example:** Demonstrates using CBC-MAC in the SmartFusion2 device. It uses firmware code to generate CBC-MAC.
- **CBC_MAC_IGL2 design example:** Demonstrates using CBC-MAC in the IGLOO2 device. It uses CoreSysServices IP to generate CBC-MAC.

Design Example - Using CBC-MAC in SmartFusion2

This design example is similar to AES_Services_SF2 design example. It uses same hardware implementation and uses UART1 in the MSS to display the CBC-MAC operation.

Software Implementation

The software design example performs the following operations:

1. Initializes the System Controller Enable
2. Initializes MMUART_1
3. Performs CBC-MAC

cbc_mac ();

The **cbc_mac()** function allows to run CBC-MAC in the SmartFusion2 AES-128 device. It allows you to enter messages with variable length, perform CBC-MAC operation, and display the result.

Running the Design

This section describes running the CBC-MAC design example in the SmartFusion2 Security Evaluation Kit (M2S-EVAL-KIT) using the M2S090TS-1FGG484 device. Use AES_Services_SF2 design example steps to program the device and open HyperTerminal. Then, invoke the SoftConsole IDE from the Libero SoC software project and launch the debugger.

Figure 13 shows how to run the demo design.



```

COM24:57600baud - Tera Term VT
File Edit Setup Control Window Help

***** SmartFusion2 Cryptography System Services Example *****
***** This example project demonstrates using CBC_MAC SmartFusion2 *****

Select the Cryptographic operation to perform:
Press Key '1' to perform CBC_MAC

-----

Enter the 128 bit key to be used for AES (as hex Bytes, LS Byte first):
0x31 0x32 0x33 0x34 0x35 0x36 0x37 0x38
0x39 0x61 0x62 0x63 0x64 0x65 0x66 0x00
Enter the number of messages for CBC-MAC :
4
-----
Enter Messages
-----

Enter the 16 bytes of input data to encrypt (as hex Bytes, LS Byte first):
0x31 0x31 0x31 0x31 0x31 0x31 0x31 0x31
0x31 0x31 0x31 0x31 0x31 0x31 0x31 0x31
-----

Enter the 16 bytes of input data to encrypt (as hex Bytes, LS Byte first):
0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32
0x32 0x32 0x32 0x32 0x32 0x32 0x32 0x32
-----

Enter the 16 bytes of input data to encrypt (as hex Bytes, LS Byte first):
0x33 0x33 0x33 0x33 0x33 0x33 0x33 0x33
0x33 0x33 0x33 0x33 0x33 0x33 0x33 0x33
-----

Enter the 16 bytes of input data to encrypt (as hex Bytes, LS Byte first):
0x34 0x34 0x34 0x34 0x34 0x34 0x34 0x34
0x34 0x34 0x34 0x34 0x34 0x34 0x34 0x34
-----

Encrypted data output:
0xf0 0xe9 0x1a 0x96 0x47 0x1c 0xb0 0x1c
0x20 0x3f 0x82 0x15 0xb6 0x08 0x82 0x66
-----

Encrypted data output:
0x52 0x75 0xca 0x81 0xe7 0xaf 0xaf 0xb7
0xa1 0x22 0xe7 0xe5 0x8f 0x19 0xb0 0x1f
-----

Encrypted data output:
0x99 0xb2 0xc3 0x2c 0x32 0x9f 0x97 0xa4
0x6c 0x97 0xf0 0x52 0x13 0xc8 0x73 0xf6
-----

Encrypted data output:
0xe0 0xb6 0xa3 0xc3 0xd1 0x8b 0x94 0x20
0xb0 0x10 0xd3 0xde 0x79 0x5d 0xc4 0x8c
-----

***** CBC-MAC data: *****
0xe0 0xb6 0xa3 0xc3 0xd1 0x8b 0x94 0x20
0xb0 0x10 0xd3 0xde 0x79 0x5d 0xc4 0x8c
*****

Press any key to continue.

```

Figure 13 • HyperTerminal showing CBC-MAC Design in SmartFusion2 Device

Design Example - Using CBC-MAC in IGLOO2

This design example is similar to the AES_Services_IGL2 design example. The fabric system service state control logic configures CoreSysService to generate AES CBC mode. It also sends the appropriate IV during each AES services. The design example uses a message block that sends the messages for AES operation. The message block uses four messages in the current implementation. One of the messages is tied to DIP switch in the IGLOO2 Evaluation Kit. You can change the DIP switch and change the message.

Note: You can modify the message block, content, and size. However, you need to change the counter in SysService state control logic to match the message length. The other blocks are similar to the AES_Services_IGL2 design example.

Figure 14 shows the block diagram of CBC-MAC design.





Figure 14 • IGLOO2 CBC-MAC Design Example

Running the Design

This section describes running the CBC-MAC design example in the IGLOO2 Evaluation Kit using the M2GL090TS-1FGG484 device. Use AES_Services_IGL2 design example steps to program the device and open HyperTerminal.

Figure 15 shows running the demo design.



```
COM10:57600baud - Tera Term VT
File Edit Setup Control Window Help
Enter your choice
1.Start cb-mac encryption
1
cbc-mac value
460D3594
D547FD1D
0C1E165F
584B61B1
Enter your choice
1.Start cb-mac encryption
```

Figure 15 • CBC-MAC of a Message

Conclusion

The SmartFusion2 and IGLOO2 family of FPGAs are the most secure programmable logic devices ever made. In selected SmartFusion2 and IGLOO2 devices, the AES engine can perform encryption or decryption on 128-bit blocks of user data using either 128-bit or 256-bit keys as defined in NIST FIPS 197. Several common modes are provided to encrypt or decrypt arbitrarily sized blocks of data, including ECB, CBC, OFB, and CTR modes as defined in NIST SP800-38a. The AES system services, along with the other cryptographic services offered, allow you to use the SmartFusion2 and IGLOO2 devices in various secure applications.

Superseded

Appendix A: Design and Programming Files

Download the SmartFusion2 and IGLOO2 AES design files from the Microsemi Corporation website:
http://soc.microsemi.com/download/rsc/?f=m2s_m2gl_ac410_aes_services_liberov11p6_df

Download the SmartFusion2 and IGLOO2 CBC-MAC design files from the Microsemi Corporation website:

http://soc.microsemi.com/download/rsc/?f=m2s_m2gl_ac410_cbc_mac_liberov11p6_df

The SmartFusion2 design file consists a Libero Verilog project, SoftConsole software project, and programming files (*.stp) for the SmartFusion2 Security Evaluation Kit (M2S-EVAL-KIT). The IGLOO2 design file consists a Libero Verilog project and programming files (*.stp) for the IGLOO2 Evaluation Kit. Refer to the `Readme.txt` file included in the design file folder for the directory structure and description.

Superseded

List of Changes

The following table shows the important changes made in this document for each revision.

Revision*	Changes	Page
Revision 4 (October 2015)	Updated the document for Libero v11.6 software release (SAR 71462).	NA
Revision 3 (February 2015)	Updated the document for Libero v11.5 software release (SAR 64229).	NA
Revision 2 (October 2014)	Updated the document for Libero version 11.4 (SAR 61019).	NA
	Updates made to maintain the style and consistency of the document.	NA
Revision 1 (April 2014)	Initial Release.	NA

Superseded



Microsemi Corporate Headquarters
One Enterprise, Aliso Viejo,
CA 92656 USA

Within the USA: +1 (800) 713-4113
Outside the USA: +1 (949) 380-6100
Sales: +1 (949) 380-6136
Fax: +1 (949) 215-4996

E-mail: sales.support@microsemi.com

© 2015 Microsemi Corporation. All rights reserved. Microsemi and the Microsemi logo are trademarks of Microsemi Corporation. All other trademarks and service marks are the property of their respective owners.

Microsemi Corporation (Nasdaq: MSCC) offers a comprehensive portfolio of semiconductor and system solutions for communications, defense & security, aerospace and industrial markets. Products include high-performance and radiation-hardened analog mixed-signal integrated circuits, FPGAs, SoCs and ASICs; power management products; timing and synchronization devices and precise time solutions, setting the world's standard for time; voice processing devices; RF solutions; discrete components; security technologies and scalable anti-tamper products; Ethernet Solution; Power-over-Ethernet ICs and midspans; as well as custom design capabilities and services. Microsemi is headquartered in Aliso Viejo, Calif., and has approximately 3,600 employees globally. Learn more at www.microsemi.com.

Microsemi makes no warranty, representation, or guarantee regarding the information contained herein or the suitability of its products and services for any particular purpose, nor does Microsemi assume any liability whatsoever arising out of the application or use of any product or circuit. The products sold hereunder and any other products sold by Microsemi have been subject to limited testing and should not be used in conjunction with mission-critical equipment or applications. Any performance specifications are believed to be reliable but are not verified, and Buyer must conduct and complete all performance and other testing of the products, alone and together with, or installed in, any end-products. Buyer shall not rely on any data and performance specifications or parameters provided by Microsemi. It is the Buyer's responsibility to independently determine suitability of any products and to test and verify the same. The information provided by Microsemi hereunder is provided "as is, where is" and with all faults, and the entire risk associated with such information is entirely with the Buyer. Microsemi does not grant, explicitly or implicitly, to any party any patent rights, licenses, or any other IP rights, whether with regard to such information itself or anything described by such information. Information provided in this document is proprietary to Microsemi, and Microsemi reserves the right to make any changes to the information in this document or to any products and services at any time without notice.