UG0456 User Guide





Table of Contents

| Sr | nartFusion2 SoC FPGA - PCIe Control Plane Demo | 3 |
|----|-----------------------------------------------------------|----|
| | Introduction | 3 |
| | Demo Requirements | 4 |
| | Hardware and Software Requirements | 4 |
| | Design Files | 4 |
| | Demo Design Description | 5 |
| | Building the Demo | 6 |
| | Step 1: Creating a Libero SoC Project | |
| | Instantiating SERDESIF Component in PCIe_Demo SmartDesign | |
| | Instantiating Debounce Logic in PCIe_Demo SmartDesign | |
| | Connecting Components in PCIe_Demo SmartDesign | |
| | Step 2: Creating an eNVM Client | |
| | Step 3: Developing the Simulation Stimulus | |
| | Step 4: Simulating the Design | |
| | Step 5: Generating the Program File | |
| | Running the Demo | |
| | Demo Setup | |
| | Running the Demo Design | |
| | Running the Demo Design on Windows | |
| | Running the Demo Design on Linux | |
| | Conclusion | 30 |
| | | |
| A | List of Changes | 31 |
| _ | | |
| В | Product Support | |
| | Customer Service | |
| | Customer Technical Support Center | |
| | Technical Support | |
| | Website | |
| | Contacting the Customer Technical Support Center | |
| | Email | |
| | My Cases | |
| | ITAR Technical Support | |
| | | 5 |
| | | |
| | | |



SmartFusion2 SoC FPGA - PCIe Control Plane Demo

Introduction

SmartFusion[®]2 system-on-chip (SoC) field programmable gate array (FPGA) devices integrate a fourth generation flash-based FPGA fabric and an ARM[®] Cortex[®]-M3 processor, along with high performance communication interfaces on a single chip. The SmartFusion2 high speed serial interface (SERDESIF) provides a fully hardened PCIe endpoint (EP) implementation and is compliant with PCIe Base Specification Revision 2.0 and 1.1. For more details, refer to the *SmartFusion2 SoC FPGA High Speed Serial Interfaces User's Guide*.

The demo explains the SmartFusion2 embedded PCI Express feature and how this can be used as a low bandwidth control plane interface using the SmartFusion2 Evaluation Kit. The demo provides a simple design to access the SmartFusion2 PCIe EP from a Host PC. A GUI is provided for read and write access to the SmartFusion2 PCIe configuration space and memory space of BAR0 and BAR1. The demo also provides Host PC device drivers for the SmartFusion2 PCIe EP. This demo can run on both windows and Red Hat Linux operating system.

Figure 1 shows the top-level block diagram for the PCIe control plane demo. The demo design uses a SmartFusion2 PCIe interface with a maximum link width of x4 to interface with a Host PC PCIe Gen2 slot. The SmartFusion2 microcontroller subsystem (MSS) GPIOs control the LEDs and switches on the SmartFusion2 Evaluation Kit through the PCIe interface. The Host PC can also read memory and writes to the SmartFusion2 eSRAM through the GUI. The Host PC can also be interrupted by using the push button on the SmartFusion2 Evaluation Kit.




Figure 1 • PCIe Control Plane Demo Top-Level Block Diagram

The demo design performs the following tasks:

- Displays the PCIe link enable/disable, negotiated link width, and the link speed.
- Controls the status of LEDs on the SmartFusion2 Evaluation Kit according to the command from the GUI.
- Displays the position of DIP Switches on SmartFusion2 Evaluation Kit.
- Enables read and write to eSRAM.
- Interrupts the Host PC, when the push button is pressed. The GUI displays the count value of the number of interrupts sent from the SmartFusion2 Evaluation Kit.
- Displays the SmartFusion2 PCIe Configuration Space.



Demo Requirements

Hardware and Software Requirements

Table 1 shows the hardware and software required to run the demo.

Table 1 • Required Hardware and Software to Run the Demo

| Hardware | Version |
|----------------------------------------------------------------|--------------------------------------------------------------------------------------------------------------------|
| SmartFusion2 Security Evaluation Kit | Rev C or later |
| 12 V adapter (provided along with the kit) | - |
| FlashPro4 programmer (provided along with the kit) | - |
| Host PC with an available PCIe 2.0 Gen1 or Gen2 compliant slot | Operating system: Windows XP SP2: 64-bit Windows 7: 64-bit or Red Hat Linux Kernel Version: 2.6.18-308 |
| Software | |
| Libero [®] System-on-Chip (SoC) | v11.5 |
| SoftConsole | v3.4SP1 |
| Host PC Drivers (provided along with the design files) | |
| GUI executable (provided along with the design files) | |

Design Files

The design files for this demo can be downloaded from the Microsemi website: http://soc.microsemi.com/download/rsc/?f=m2s_ug0456_pcie_control_plane_demo_liberov11p5_df

Design files include:

- Libero project
- Linux_64bit
- ProgrammingFile
- Windows_64bit
- Source files
- Readme file

Refer to the Readme.txt file provided in the design files for the complete directory structure.



Demo Design Description

This demo design implements the SmartFusion2 embedded PCI Express interface as a low bandwidth control plane interface. This design provides Host PC drivers and a Host PC interface over PCIe to control the SmartFusion2 device. Figure 2 shows a detailed block diagram of the design implementation. The PCIe EP device receives commands from the Host PC through the GUI and does corresponding memory writes to the SmartFusion2 MSS address space. The MSS address space provides a GPIO block and eSRAM memory block which is accessed through a Fabric Interface Controller (FIC_0).

The SERDES_IF2_0 is configured for a PCIe 2.0, x1 link width with GEN2 speed. The PCIe interface to the fabric uses an AMBA High-speed Bus (AHB). The AHB master interface of SERDESIF is enabled and connected to the AHB slave interface of FIC_0 to access the MSS peripherals. The SmartFusion2 PCIe BAR0 and BAR1 are configured in 32-bit memory mapped memory mode.

The AXI master windows of the SERDESIF PCIe provide address translation for accessing one address space from another address space as the PCIe address is different from SmartFusion2 AHB bus matrix address space. The AXI master window 0 is enabled and configured to translate the BAR0 memory address space to the MSS GPIO address space to control the MSS GPIOs. The AXI master window 1 is enabled and configured to translate the BAR1 memory address space to the eSRAM address space to perform read and writes from PCIe.

MSS GPIO block is enabled and configured as below:

- GPIO_0 to GPIO_7 as outputs and connected to LEDs
- GPIO_8 to GPIO_11 as inputs and connected to DIP switches

The PCIe interrupt line is connected to the SW4 push button on the SmartFusion2 Evaluation Kit. The FPGA clocks are configured to run the FPGA fabric and MSS at 100 MHz.




Figure 2 • PCIe Control Plane Demo Block Diagram



Building the Demo

This demo design provides a complete design flow starting from a new project to a working design on the SmartFusion2 Evaluation Kit. This process includes usage of the tools in the Libero SoC design suite to program the SmartFusion2 device.

Building the demo involves the following steps:

- Step 1: Creating a Libero SoC Project
- Step 2: Creating an eNVM Client
- Step 3: Developing the Simulation Stimulus
- Step 4: Simulating the Design
- Step 5: Generating the Program File

Step 1: Creating a Libero SoC Project

The following steps describe how to create a Libero SoC project:

1. Click Start > Programs > Microsemi Libero SoC v11.5 > Libero SoC v11.5, or click the shortcut on your desktop. The Libero SoC v11.5 Project Manager is displayed as shown in Figure 3.




Figure 3 • Libero SoC v 11.5 Project Manager



- 2. Create a new project using one of the following options:
 - Select New on the Start Page tab as highlighted in Figure 3 on page 6.
 - Click **Project > New Project** from the Libero SoC menu.
- 3. Enter the following information in the **New Project-Project Details** tab as shown in Figure 4.
 - Project Name: PCIE_Demo
 - Project Location: Select an appropriate location (for example, D:/Microsemi_prj)
 - Preferred HDL type: Verilog or VHDL

| New Project | |
|--------------------------------------------|-------------------------------------|
| Project Details Specify Project Details | |
| Project Details | Project Name: PCIE_Demo |
| Device Selection | Project Location: D:/Microsemi_proj |
| Device Settings | Description: |
| Design Template | Preferred HDL Type: Verlig: |
| Add HDL Sources | |
| Add Constraints | |
| | |
| Help | < Back Next > Finish Cance |
| | |

Figure 4 • Project Details Tab

6

- 4. Select the information for **Device Selection** as shown in Figure 5 on page 8 and click **Next**.
 - Family: SmartFusion2
 - Die: M2S090T
 - Package: 484 FBGA
 - Speed: -1
 - Core Voltage: 1.2
 - Operating conditions: COM



| Select a part for your project | from the Part Number list | | | | | Selecte | ed Part: M25090T-1 | LFG484 | |
|--------------------------------|---------------------------|-------|-----------------------------------|-----------|----------|----------------|--------------------|------------|--|
| Deviced Data its | Part Filter | | | | | | | | |
| Project Details | Family: SmartFu | sion2 | ▼ Die: | M2S090T | ▼ Pac | kage: 484 FBGA | - | | |
| | Speed: -1 | | Core Voltage: | 1.2 | ▼ R | ange: COM | ▼ | | |
| Device Selection | | | | | | | Reset Filters | | |
| Device Settings | Search Part: | | | | | | | | |
| T | Part Number | 4LUT | DFF | User I/Os | uSRAM 1K | LSRAM 18K | Math (18x18) | PLLs and C | |
| Design Template | M2S090T-1FG484 | 86184 | 86184 | 267 | 112 | 109 | 84 | 6 | |
| Add HDL Sources | | | | | | | | Q | |
| | ۲ [| 111 | | | | | V | , | |

Figure 5 • Device Selection Tab

5. Select the information for **Device Settings** as shown in Figure 6 and click **Next**.

| Device Settings Choose Device Settings for y | /our project | Selected Part: M25090T-1FG484 |
|-------------------------------------------------|-----------------------------------------------------------------------------------|-------------------------------|
| Project Details | I/O Settings Default I/O Technology: VOMOS 2.5V Reserve Pins for Probes | |
| Device Selection | | |
| Device Settings | Power Supples PLL Supply Voltage (V): | |
| Design Template | PLL Supply Voltage (V): Maximum Core Voltage Rail Ranip Up Time: 100ms Minimum | |
| Add HDL Sources | System Controller Suspended Mode | |
| Add Constraints | | |
| Libero estem on Chip | | |

Figure 6 • Device Settings Tab



6. Design Template tab is displayed as shown in Figure 7. Select Create a System Builder based design under Design Templates and Creators and click Next.

| Design Template Choose a design template | | Selected Part: M25090T-1FG484 |
|---------------------------------------------|-----------------------------------------------------------------------------------|-------------------------------|
| | Design Templates and Creators | |
| Project Details | None | |
| Г | Oreate a System Builder based design | |
| Device Selection | Create a Nicrocontroller (MSS) based design | |
| Г | Core | Version |
| Device Settings | 0014 | Fabrication 1 |
| Γ | | |
| Design Template | | ✓ Show only latest version |
| T | | |
| Add HDL Sources | Design Methodology Use Standalone Initialization for MDDR/FDDR/SERDES Peripherals | |
| T | Use Standalone Initialization for MUDK/SDK/SDK/SDK/SDK/SDK/SDK/SDK/SDK/SDK/S | |
| Add Constraints | | |
| | | |
| | | |
| ihoro | | |
| _IDEIO | | |
| sterror crip | | |
| Help | | < Back Next > Einish Cancel |

Figure 7 • Design Template Tab

7. Add HDL Sources tab is displayed as shown in Figure 8. Verilog/VHDL Source Files can be added here.

| Add HDL Source Files Specify HDL files to import/link | to your project. | | Selected Part: M25090T-1FG484 |
|----------------------------------------------------------------------------------------------|-----------------------|-----------|-------------------------------|
| Project Details | Import File Link File | | Delete |
| Device Selection Device Settings Design Template Add HDL Sources Add Constraints | File Type | File Name | File Location |
| Help | | r | < Back Next > Einish Cancel |

Figure 8 • Add HDL Source Files Tab



SmartFusion2 SoC FPGA - PCIe Control Plane Demo

8. Add Constraints tab is displayed as shown in Figure 9. Constraints file can be added using Import option.

| Add Constraints Specify constraint files for timing or | physical constraints. | | Selected Part: M25090T-1FG484 | |
|-----------------------------------------------------------|-----------------------|-----------|-------------------------------|--|
| Project Details | mport File | | Delete | |
| T | File Type | File Name | File Location | |
| Device Selection | | | | |
| T I | | | | |
| Device Settings | | | | |
| Design Template | | | | |
| T | | | | |
| Add HDL Sources | | | | |
| | | | | |
| Add Constraints | | | | |
| | | | | |
| Libero | | | | |
| System-on-Chip | | | | |
| | | | | |

Figure 9 • Add Constraints Tab


- 9. Click Finish. This displays the System Builder dialog box.
- 10. Enter a name for your system in the column provided, as shown in Figure 10.


| System Builder | | 8 × |
|-------------------------|---------|--------|
| Enter a name for your s | system: | |
| PCIe_Demo | | |
| Help | ОК | Cancel |

Figure 10 • System Builder Dialog Box

- 11. Enter PCIe_Demo as the name of the system and click OK. The System Builder dialog box is displayed with the Device Features page open by default.
- 12. Enter the following information in the **System Builder Device Features page** as shown in Figure 11 on page 11:
 - Memory: Clear all except MSS On-chip Flash Memory (eNVM)
 - High-speed serial interfaces: Check SERDESIF_0
 - Microcontroller Options: Clear All







13. Click Next. The System Builder - Memories page is displayed.



SmartFusion2 SoC FPGA - PCIe Control Plane Demo

14. Click Next. The System Builder – Peripherals page is displayed. Drag the Fabric AMBA Master to MSS_FIC_0 – Fabric Master Subsystem as shown in Figure 12. It enables the MSS FIC_0 slave interface.

| | Select the nerinhe | erals and masters for each subsystem |
|-----------------------------------------------------|---------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| | Fabric Slave Cores | Subsystems |
| Core | Version | MSS FIC_0 - MSS Master Subsystem |
| 1 CoreAHBLSRAM | 2.0.113 | drag and drop here to add to subsystem |
| 2 CoreGPIO | 3.0.120 | MSS FIC_0 - Fabric Master Subsystem |
| 3 Corel2C | 7.0.102 | Configure Quantity Name |
| 4 CorePWM | 4.1.106 | 1 AMBA MASTER 0 |
| 5 CoreSPI | 3.0.156 | |
| 6 CoreTimer | 1.1.101 | MSS FIC_1 - MSS Master Subsystem |
| 7 CoreUARTapb | 5.2.2 | drag and drop here to add to subsystem |
| 8 Fabric AMBA Slave | 0.0.103 | |
| | e 0.0.102 | MSS FIC_1 - Fabric Master Subsystem |
| | e 00.102 | drag and drop here to add to subsystem |
| | Fabric Master Cores | |
| Core | / | drag and drop here to add to subsystem MSS Peripherals |
| | Fabric Master Cores | drag and drop here to add to subsystem MSS Peripherals Configure Enable Name |
| Core | Fabric Master Cores | drag and drop here to add to subsystem MSS Peripherals Configure Enable MM_UART_0 MM_UART_0 |
| Core | Fabric Master Cores | drag and drop here to add to subsystem MSS Peripherals Configure Enable MM_UART_0 MM_UART_1 |
| Core | Fabric Master Cores | drag and drop here to add to subsystem MSS Peripherals Configure Enable MM_UART_0 MM_UART_1 MSS_12C_0 |
| Core | Fabric Master Cores | drag and drop here to add to subsystem M55 Perpherals Configure Enable MM_UART_9 MM_UART_1 MS5_12C_9 MS5_12C_1 |
| Core | Fabric Master Cores | drag and drop here to add to subsystem MSS Peripherals Configure Enable MM_UART_1 MM_UART_1 MM_S_RC_0 MSS_PC_1 MSS_PC_1 |
| Core | Fabric Master Cores | drag and drop here to add to subsystem MSS Peripherals Configure Enable MM_UART_0 MM_UART_1 MMS_B2C_0 MSS_2C_1 MSS_SPL0 MSS_SPL1 |
| Core | Fabric Master Cores | drag and drop here to add to subsystem MSS Peripherals Configure Enable Name Image: MM_UART_0 Image: Mage: |
| Core | Fabric Master Cores | drag and drop here to add to subsystem MSS Peripherals Configure Enable Name Image: MM_UART_0 Image: MM_UART_1 Image: MM_UART_1 Image: MMS_DEC_0 Image: MMS_SEC_1 Image: MMS_SEC_1 |
| Core | Fabric Master Cores | drag and drop here to add to subsystem MSS Peripherals Configure Enable Name MM_UART_0 MM_UART_1 MMSS_RC_0 MMSS_RC_1 MSS_SPLC_1 MSS_SPLC_1 MSS_SPL0 MSS_SPL0 MSS_SPL0 MSS_SPL0 MSS_SPL0 MSS_SPL0 MSS_SPL0 MSS_SPL0 MSS_MAC MSS_MAC |
| Core 1 Fabric AMBA Mas 5 move a perpheral fit | Fabric Master Cores | drag and drop here to add to subsystem MSS Peripherals Configure Enable Name MM_UART_0 MM_UART_1 MMS_12C_0 MMS_12C_1 MSS_5PL0 MSS_5PL0 MSS_SPL3 MSS_SPL3 MMS_MAC MSS_CAN |

Figure 12 • System Builder – Peripherals Page

15. Disable the MSS Peripherals except MSS_GPIO. The System Builder – Peripherals page is displayed as shown in Figure 13 on page 13. Configure MSS_FIC_0 – Fabric Master Subsystem for AHB-Lite by clicking on the AMBA_MASTER_0 configurator button highlighted in Figure 13 on page 13. This displays a drop-down list as shown in Figure 14 on page 13.





| | Select the periphera | als and masters for each subsystem |
|---------------------|--------------------------------------------------------------------------------------|----------------------------------------|
| | Fabric Slave Cores | Subsystems |
| Core | Version | MSS FIC_0 - MSS Master Subsystem |
| 1 CoreAHBLSRAM | 2.0.113 | drag and drop here to add to subsystem |
| 2 CoreGPIO | 3.0.120 | MSS FIC_0 - Fabric Master Subsystem |
| 3 CoreI2C | 7.0.102 | Configure Quantity Name |
| 4 CorePWM | 4.1.106 | 1 AMBA MASTER 0 |
| 5 CoreSPI | 3.0.156 | |
| 6 CoreTimer | 1.1.101 | MSS FIC_1 - MSS Master Subsystem |
| 7 CoreUARTapb | 5.2.2 | drag and drop here to add to subsystem |
| 8 Fabric AMBA Slave | 0.0.102 | MSS FIC_1 - Fabric Master Subsystem |
| | | drag and drop here to add to subsystem |
| | | MSS Peripherals |
| | Fabric Master Cores | Configure Enable Name |
| Core | Version | MM_UART_0 |
| 1 Fabric AMBA Maste | er 0.0.102 | MM_UART_1 |
| | | MSS_12C_0 |
| | | □ <u>MSS_12C_1</u> |
| | | MSS_SPL0 |
| | | MSS_SPI_1 |
| | | SS_GPIO |
| | | MSS_USB |
| | | MSS_MAC |
| | | MSS_CAN |
| | | |
| | m one subsystem to another, drag it from its present location and drop it onto the c | desired sushsystem |

Figure 13 • System Builder – Peripherals Page

16. Select AHBLite from the drop-down list as shown in Figure 14.

| ĺ | Configuring AMBA_MA |
|---|-----------------------------------|
| | Configuration |
| | Interface Type AHBLite AXI |
| | AHBLite APB3 Help OK Cancel |
| | Help OK Cancel |

Figure 14 • Configuring AMBA Master



SmartFusion2 SoC FPGA - PCIe Control Plane Demo

| Device Feature | res Memories Peripherals Clocks > M | licrocontroller | × | SECDED >> Security >> Interrupts >> Memory | Map | |
|-------------------------|--------------------------------------------------------------------------------------------------------------------------|---------------------------------------|----------------------------------------|--------------------------------------------|-----|--|
| | Select the peripherals ar | nd masters fo | r ea | ach subsystem | | |
| | Fabric Slave Cores | | | Subsystems | | |
| Core | | | MSS FIC_0 - MSS Master Subsystem | ^ | | |
| 1 CoreAHBLSRAM | | | drag and drop here to add to subsystem | | | |
| 2 CoreGPIO | 3.0.120 | | | MSS FIC_0 - Fabric Master Subsystem | | |
| 3 CoreI2C | 7.0.102 | Configure | Quanti | | | |
| 4 CorePWM | 4.1.106 | Ø. | 1 | AMBA_MASTER_0 | | |
| 5 CoreSPI | 3.0.156 | | _ | | | |
| 6 CoreTimer | 1.1.101 | | | MSS FIC_1 - MSS Master Subsystem | _ | |
| 7 CoreUARTapb | 5.2.2 | | | drag and drop here to add to subsystem | | |
| 8 Fabric AMBA Slav | e 0.0.102 | MSS FIC_1 - Fabric Master Subsystem | | | | |
| | | | | drag and drop here to add to subsystem | | |
| | | | | MSS Peripherals | | |
| | Fabric Master Cores | Configure | Enable | ole Name | | |
| Core | Version | | | MM_UART_0 | | |
| 1 Fabric AMBA Mas | ter 0.0.102 | | | MM_UART_1 | | |
| | | | | MSS_12C_0 | | |
| | | | | MSS_12C_1 | | |
| | | | | MSS_SPI_0 | | |
| | | 2 6 | | MSS_SPI_1 | | |
| | | · · · · · · · · · · · · · · · · · · · | | | | |
| | | Ŧ | ~ | MSS_GPIO | | |
| | | Ŧ | | | | |
| | | Ŧ | | MSS_USB | | |
| | | 7 | | MSS_USB | | |
| | | * | | MSS_USB MSS_MAC | | |
| To move a peripheral fr | om one subsystem in another, dran it from its present location and dran it onto the desired | | | MSS_USB MSS_MAC | _ | |
| | om one subsystem to another, drag it from its present location and drop it onto the desired : op onto MSS Perpherals. | | | MSS_USB MSS_MAC | _ | |

17. Configure MSS_GPIO by clicking **MSS_GPIO Configure** as shown in Figure 15.

Figure 15 • System Builder – Peripherals Page

5

18. Double-click **MSS_GPIO** configuration button as shown in Figure 15 and configure:

- GPIO_0 to GPIO_7 as outputs and their connectivity to FABRIC_A to connect with LEDs
- GPIO_8 to GPIO_11 as inputs and their connectivity to FABRIC_A, to connect with DIP switches

This design requires configuring GPIO_0 to GPIO_7 to drive LED_1 to LED_8 on the SmartFusion2 Evaluation Kit, and GPIO_8 to GPIO_11 to connect DIP1 to DIP4. These signals are routed through the fabric to the I/O pins.





Figure 16 shows the MSS GPIO Configurator.

| onfiguration | | | | Connectivity Preview | |
|------------------------|-------------------------|----------------|------------------|------------------------------------------|---------------------|
| Set/Reset Definition | | | | | |
| GPIO_31_24 Reset Sour | ce SYSREG (MSS_GPIO_31_ | 24_SOFT_RESET) | Reset State 1 🔻 | GPIO_0 | 7 |
| GPIO_23_16 Reset Sour | ce SYSREG (MSS_GPIO_23_ | 16_SOFT_RESET) | Reset State 1 💌 | | $\left\{ -\right\}$ |
| GPIO_15_8 Reset Source | e SYSREG (MSS_GPIO_15_ | 8_SOFT_RESET) | Reset State 1 💌 | | |
| GPIO_7_0 Reset Source | SYSREG (MSS_GPIO_7_0 | _SOFT_RESET) | Reset State 1 💌 | | |
| | | | | | |
| GPIO Assignment | | | Advanced Options | | |
| GPIO ID | Direction | Package Pin | Connectivity | | |
| GPIO_0 | Output 🔻 | | FABRIC_A | | |
| GPIO_1 | Output 🔻 | | FABRIC_A 👻 | MSS | |
| GPIO_2 | Output 🔻 | | FABRIC_A - | MSS | |
| GPIO_3 | Output 🔻 | | FABRIC_A 🔻 | | |
| GPIO_4 | Output - | | FABRIC_A 💌 | FPGA Fabric | |
| GPIO_5 | Output 🔻 | | FABRIC_A 🔻 | | |
| GPIO_6 | Output • | | FABRIC_A 💌 | Click on a signal row to see the preview | |
| GPIO_7 | Output • | | FABRIC_A 💌 | | |
| GPIO_8 | Input • | | FABRIC_A 🔻 | | |
| GPIO_9 | Input 🔹 | | FABRIC_A 🔻 | | |
| • | III | | | | |
| | | | | | |

Figure 16 • GPIO Configuration

3

19. Click **OK** on MSS GPIO Configurator.



SmartFusion2 SoC FPGA - PCIe Control Plane Demo

20. Click **Next**. The **System Builder – Clock** page is displayed, as shown in Figure 17. Change the configuration of **System Clock** from 100 MHz to 50 MHz. The dedicated input pad is connected to on board 50 MHz oscillator. The M3_CLK is configured to 100 MHz by default.

| | | | Co | figure clock requirements |
|-------------------------|-----------------|---------------------|-------------|------------------------------|
| ock Fabric CCC C | hip Oscillators | | | |
| /stem Clock | | | | Cortex-M3 |
| 50.0 | MHz | | | |
| On-chip 25/50 MHz RC O | scillator | | - | DDR Eridge Cache Controller |
| | | | | MSS CCC HPDMA AIB Bus Matrix |
| Cortex-M3 and MSS Main | | [| 1 | MSS CCC HPDMA AHB Bus Matrix |
| M3_CLK | = | 100.00 | MHz 100.000 | |
| MDDR Clocks | | | 1 | |
| MDDR_CLK | = M3_CLK * | 1 | J | |
| DDR/SMC_FIC_CLK | = MDDR_CLK / | 1 * | J | |
| MSS APB_0/1 Clocks | | | | |
| APB_0_CLK | = M3_CLK / | 1 - | 100.000 | |
| APB_1_CLK | = M3_CLK / | 1 • | 100.000 | MSS 1 |
| Fabric Interface Clocks | | | | L Lowest frequency |
| FIC_0_CLK | = M3_CLK / | 1 • | 100.000 | |
| | | AHBLite Bypass Mode | | |
| FIC_1_CLK | = M3_CLK / | 1 * |] | |
| | | AHBLite Bypass Mode | | |
| Fabric DDR Clocks | | | | Fabric |
| FDDR_CLK | = | 100 | MHz | |
| FDDR_SUBSYSTEM_CLK | = FDDR_CLK / | 1 * |] | |

Figure 17 • System Builder – Clock Page

- 21. Click Next. The System Builder Microcontroller page is displayed. Leave all the default selections.
- 22. Click **Next**. The **System Builder SECDED** page is displayed. Do not change the default selections.
- 23. Click Next. The System Builder Security page is displayed. Do not change the default selections.
- 24. Click **Next**. The **System Builder Interrupts** page is displayed. Do not change the default selections.
- 25. Click Next. The System Builder Memory Map page is displayed. Do not change the default selections.
- 26. Click Finish. The System Builder generates the system based on the selected options.



The System Builder block is created and added to Libero SoC project automatically, as shown in Figure 18.




Figure 18 • SmartFusion2 System Builder Generated System

The two soft cores (CoreResetP and CoreConfigP) are automatically instantiated and connected by the System Builder. The block connections can be seen by opening the System Builder component in the SmartDesign canvas.

Note: CoreResetP and CoreConfigP are responsible for the reset and configuration of ASIC peripherals. In this particular demo they are used to reset and configure the SERDESIF module. These modules are included in the System Builder generated component when an ASIC peripheral is selected.



Instantiating SERDESIF Component in PCIe_Demo SmartDesign

The Libero SoC Catalog provides IP cores that can be easily dragged-and-dropped into the SmartDesign Canvas workspace. Many of these IPs are free to use while several require a license agreement. The SERDESIF module that supports the PCIe embedded interface is included in the catalog. To instantiate the SERDESIF component in the **PCIe_Demo** SmartDesign, expand the **Peripherals** category in the Libero SoC Catalog.





- 1. Drag the **High Speed Serial Interface2** onto the **PCIe_Demo SmartDesign** canvas. If the component appears shadowed in the Vault, right-click the name and select **Download**.
- 2. Double-click the **SERDES_IF2_0** component in the SmartDesign canvas to open the **SERDES** configurator. Configure the SERDES with the following settings as shown in Figure 20:
 - Select SERDESIF_0
 - Simulation Level: BFM PCIe
 - Protocol1: Number of Lanes: x1
 - Protocol1: Type: PCIe
 - CLK_BASE Frequency (MHz): 100
 - Lane Configuration: Speed: 5.0 Gbps(Gen2)
 - Lane Configuration:
 - Reference Clock Source: REFCLK0 (Differential)

| SerDesIF_0 Protocol Configuration Protocol 1 Type PCLe Number of Lanes x1 | Configure PCIe | Protocol 2 Type Number of Lanes | None- | evel BFM PCIe V |
|---------------------------------------------------------------------------|----------------------------|---------------------------------------|-------|-----------------|
| Lane Configuration | | | | |
| Speed | Lane 0 5.0 Gbps(Gen2) - | Lane 1 Lane 2 La | ane 3 | |
| Reference Clock Source | REFCLK0 (Differential) | | | |
| PHY RefClk Frequency (MHz) | 100 | | | = |
| Data Rate (Mbps) | N/A | | | = |
| Data Width | N/A | | | |
| FPGA Interface Frequency (MHz) | N/A | | | |
| VCO Rate (MHz) | N/A | | | |
| PCIe/XAUI Fabric SPLL Configuration | | | | |
| | 1Hz | | | |
| CLK_DASE Frequency 100 | 172 | | | |

Figure 20 • SERDES Configurator



- 3. Click **Configure PCIe** in Protocol1 as shown in Figure 20 on page 19. Following settings are made in the Configuration tab as shown in Figure 21 on page 21.
 - Fabric Interface (AXI/AHBLite)
 - Bus: select as AHBLite from the drop-down list
 - Base Address Registers
 - BAR 0 Width: 32-bit, Size: 1 MB (to access MSS Peripheral address space)
 - BAR 1 Width: 32-bit, Size: 64 KB (to access eSRAM memory)
 - Identification Registers
 - Device ID: 0x11AA (MicroSemi ID)
 - Subsystem Vendor ID: 0x11AA (MicroSemi ID)



| | er Interface Slave In | terface | |
|----------------------------------------------------------------------------------|----------------------------------------------------------------------------|----------------------|--------|
| Identification Register Vendor ID | 0x11AA | Device ID | 0x11AA |
| Subsystem Vendor ID | 0x11AA | Subsystem Device ID | 0x0000 |
| Revision ID | 0x0000 | Class Code | 0x0000 |
| Fabric Interface (AXI/ Bus AHBLite 🔻 | Interface Master | • | |
| Base Address Registe Bar 0: Width 32 Bits | | Prefetchable | XU |
| Bar 1: Width 32 Bits | s 🔻 Size 64 KB | ~ | |
| Bar 2: Width None Bar 3: Width None Bar 4: Width None Bar 5: Width None | ▼ Size ▼ Size ▼ Size ▼ Size | | |
| Options PHY Reference Clock | Slot Slot | L2/P2 | |
| PCIe Specification Ver | sion Version 2.0 | Transmit Swing | |
| Interrupts | INTx | . De-emphasis DB 3.5 | • |
| \mathbf{c} | 3.2 | | |

Figure 21 • PCIe Configuration for Protocol 1



- 4. Click the **Master Interface** tab to configure the PCIe master windows. The PCIe AXI master windows are used to translate the PCIe address domain to the local device address domain. In this demo the PCIe AXI master windows are used to translate the address of BAR0 and BAR1 to CoreGPIO address and COREAHBLSRAM address. Make settings as shown in Figure 22.
 - Select Window 0 and configure following settings:
 - Size: Select as 1MB from the drop-down list
 - PCIe BAR: Select as Bar0 from the drop-down list
 - Local Address: Enter values as 0x40000 to translate the BAR0 address space to CoreGPIO address (0x4000_0000)
 - Select Window 1 and configure following settings
 - Size: Select as 64KB from the drop-down list
 - PCIe BAR: Select as Bar1 from the drop-down list
 - Local Address: Enter values as 0x20000 to translate the BAR1 address space to COREAHBLSRAM address (0x2000_0000)



For more information on PCIe address translation, refer to the "Address Translation on the AXI Master Interface" section of the *SmartFusion2 SoC FPGA High Speed Serial Interfaces User Guide*.

| - | Master Interface Sla | ive Interface | |
|---------------|----------------------|------------------------------|---------|
| Window 0 - | 1 MB | PCIe BAR | Bar 0 👻 |
| Local Address | 0x40000 | PCIe Address | 0x0000 |
| Window 1 | | | |
| Size | 64 KB | PCIe BAR | Bar 1 |
| Local Address | 0x20000 | PCIe Address | 0x0000 |
| Window 2 | | | |
| Size | 4 KB | PCIe BAR | Bar 0 |
| Local Address | 0x0000 | PCIe Address | 0x0000 |
| Window 3 | | | |
| Size | 4 KB | PCIe BAR | Bar 0 |
| Local Address | 0x0000 | PCIe Address | 0x0000 |
| | | | |
| | jQ | | |

Figure 22 • PCIe Configuration Memory

- 5. Click **OK** to close PCIe Configuration window.
- 6. Click **OK** to save and close the High Speed Serial Interface Configurator.



Instantiating Debounce Logic in PCIe_Demo SmartDesign

- 1. The demo provides a push button on the SmartFusion2 Evaluation Kit to send an interrupt to the Host PC. This push button generates switch bounce that causes multiple interrupts to PCIe. Debounce logic is required to avoid the switch bounce.
- 2. To add the debounce logic to the PCIe demo design, click File > Import > HDL Source files.
- Browse to the Debounce.v or Debounce.vhd file location in the design files folder: <u>M2S90_PCIE_Control_DEMO_DF/Source Files</u>. Figure 23 shows the DEBOUNCE component in the Design Hierarchy window.




Figure 23 • DEBOUNCE Component in Design Hierarchy Window



 Click the PCle_Demo tab and drag the DEBOUNCE component from the Design Hierarchy into the PCle_Demo SmartDesign canvas as shown in Figure 24. A SmartDesign symbol for the Verilog HDL file is automatically generated.




Figure 24 • DEBOUNCE Component in Design Hierarchy

The PCIe_Demo is displayed as shown in Figure 26 on page 27. Connect the pins of all the blocks as described in the "Connecting Components in PCIe_Demo SmartDesign" section.

Connecting Components in PCIe_Demo SmartDesign

There are three methods for connecting components in PCIe_Demo SmartDesign.

The first method is by using the **Connection Mode** option. To use this method, change the SmartDesign to connection mode by clicking **Connection Mode** on the SmartDesign window, as shown in Figure 26 on page 27. The cursor changes from the normal arrow shape to the connection mode icon shape. To make a connection in this mode, click on the first pin and drag-drop to the second pin that you want to connect.

The second method is by selecting the pins to be connected together and selecting **Connect** from the context menu. To select multiple pins to be connected together, press down the **CTRL** key while selecting the pins. Right-click the input source signal and select **Connect** to connect all the signals together. Similarly, select the input source signal, right-click it, and select **Disconnect** to disconnect the signals already connected.



The third method is by using the **Quick Connect** option. To use this method, change the SmartDesign to quick connect mode by clicking **Quick Connect** mode on the SmartDesign window, as shown in Figure 25. **Quick Connect** window opens. Find the Instance Pin that needs to be connected and click to select it. In Pins to Connect, find the pin that needs to be connected, right-click and choose **Connect** as shown in Figure 25.





Figure 25 • Quick Connect Window







Use one of the three options and make the following connections:

- 1. Expand FIC_0_PINS of PCIe_Demo_sb_0 and make connections as shown in Table 2.
- 2. Right-click FIC_0_LOCK and select Mark Unused

Table 2 • FIC_0_PINS

| From PCIe_Demo_sb_0 | | То |
|---------------------|--|--------------------------|
| FIC 0 CLK | | CLK_BASE of SERDES_IF2_0 |
| | | CLK of DEBOUNCE_0 |

3. Expand SDIF0_PINS of PCIe_Demo_sb_0 and make connections as shown in Table 3.

Table 3 • SDIF0_PINS

| From PCle_Demo_sb_0 | To SERDES_IF2_0 |
|----------------------|---------------------|
| SDIF0_PHY_RESET_N | PHY_RESET_N |
| SDIF0_0_CORE_RESET_N | PCIE_0_CORE_RESET_N |
| SDIF0_SPLL_LOCK | SPLL_LOCK |

- 4. Right-click SDIF0_1_CORE_RESET_N and select Mark Unused.
- 5. Right-click PCIE_0_PERST_N and select Promote to Top Level.



6. Expand INIT_PINS of PCIe_Demo_sb_0 and make connections as shown in Table 4.

Table 4 • INIT_PINS

| From PCle_Demo_sb_0 | To SERDES_IF2_0 | | | |
|---------------------|-----------------|--|--|--|
| INIT_APB_S_PCLK | APB_S_PCLK | | | |
| INIT_APB_S_PRESET_N | APB_S_PRESET_N | | | |

- 7. Right-click **INIT_DONE** and select **Mark Unused**.
- 8. Connect MSS_READY of PCIe_Demo_sb_0 and RESET_N of DEBOUNCE_0.
- 9. Right-click FAB_RESET_N of PCIe_Demo_sb_0 and select Tie High.
- 10. Right-click GPIO_FABRIC of PCIe_Demo_sb_0 and select Promote to Top Level.
- 11. Right-click POWER_ON_RESET_N of PCIe_Demo_sb_0 and select Mark Unused.
- 12. Right-click **SDIF_READY** of **PCIe_Demo_sb_0** and select **Mark Unused**.
- 13. Connect AMBA_MASTER_0 of PCIe_Demo_sb_0 and AHB_MASTER of SERDES_IF2_0.
- 14. Expand FAB_CCC_PINS, right-click FAB_CCC_GL3 and select Mark Unused.
- 15. Connect SDIF1_INIT_APB of PCIe_Demo_sb_0 and APB_SLAVE of SERDES_IF2_0.
- 16. Right-click the SWITCH of DEBOUNCE_0 and select Promote to Top Level.
- 17. Select the following ports of SERDES_IF2_0 by pressing down the CTRL key, right-click, and select Mark Unused.
 - PCIE_SYSTEM_INT
 - PLL_LOCK_INT
 - PLL_LOCKLOST_INT
 - PCIE_EV_1US
 - REFCLK0_OUT
 - PCIE_0_LTSSM[5:0]
 - PCIE_0_L2P2_ACTIVE
 - PCIE_0_RESET_PHASE



The PCIe supports four interrupts. This design uses only one interrupt out of four by connecting the unused interrupts to logic '0'. To connect unused interrupt pins to logic '0' split the interrupt pins to two groups. To do that right-click the **PCIE_INTERRUPT[3:0]** of **SERDES_IF2_0** and select **Edit Slices**. The Edit Slices window is displayed as shown in Figure 27.




Figure 27 • Edit Slices

18. Click the + sign and create a slice with the Left index 0 and the Right index 0. Click + again to create a second slice with Left index 3 and Right index 1 as shown in Figure 28.

| | Edit Slices - PCIE_INTERR | UPT[3:0] s of width 1 | Add Slices |
|---|---------------------------|--------------------------|------------|
| | PCIE_INTERRUPT[3:0] | Left 1 0 | Right 0 |
| 9 | | 2 3 | 1 |
| | Help | | DK Cancel |



19. Expand PCIE_INTERRUPT[3:0], right-click the PCIE_INTERRUPT[3:1], and select Tie low.



- 20. Connect **INTERRUPT** of **DEBOUNCE_0** to the **PCIE_INTERRUPT[0]** of **SERDES_IF2_0**.
- 21. Click **Auto arrange instances** to arrange the instances and click **File > Save**. The PCle_Demo is displayed as shown in Figure 29.




Figure 29 • PCIe Demo Top Design



22. Click the PCIe_Demo tab and click Generate Component icon as shown in Figure 30.



Figure 30 • Generate Component

The message "PCIe_Demo" was successfully generated and is displayed in the Libero SoC log window if the design is generated without any error. The log window is displayed on a successful component generation as shown in Figure 31

| Log | 9 × |
|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----|
| 🗐 Messages 😵 Errors 🗼 Warnings 👔 Info | |
| Wintor Group pin "SummeD_int_Orthony_Ort of SERDES_IF2_0' is automatically connected to a top-level port. Onlos: PACIES IF2_0:FADE_ORT of SERDES_IF2_0' is automatically connected to a top-level port. | • |
| OInfo: 'PCIe_Demo' manifest file 'D:/Microsemi_proj/PCIE_Demo/component/work/PCIe_Demo/PCIe_Demo_manifest.txt' was successfully generated. OInfo: 'PCIe_Demo' was successfully generated. | E |
| <pre>UInfo: 'PCIe_Demo' manifest file 'D:/Microsemi_proj/PCIE_Demo/component/work/PCIe_Demo/PCIe_Demo_manifest.txt' was successfully generated.</pre> | ~ |
| | |
| | |

Figure 31 • Log Window

Configuring and Generating Firmware

The following steps describe how to configure and generate firmware.

1. Double click **Configure Firmware Cores** under **Handoff Design for Firmware Development** in Design Flow and clear all drivers except CMSIS as shown in Figure 32.

| Re | eports | ٩× | S | PCIe_Demo_top P × StartPage P × SERDESIF_1_user.bfm | ₽× | SO DESIGN_FIRMWARE* # × | | |
|----|--------|-----|---|-----------------------------------------------------|----|-----------------------------------------|-----------|------------------------------|
| C | | | | | | | | |
| | Gener | ate | | Instance Name | | Core Type | Version | Compatible Hardware Instance |
| 1 | | 6 | ۴ | SmartFusion2_CMSIS_0 | | SmartFusion2_CMSIS | 2.2.101 🗸 | PCIe_Demo_MSS |
| | | | - | SmartFusion2_MSS_GPIO_Driver_0 | | SmartFusion2_MSS_GPIO_Driver | 2.0.101 | PCIe_Demo_MSS:GPIO |
| 3 | | | - | SmartFusion2_MSS_HPDMA_Driver_0 | | SmartFusion2_MSS_HPDMA_Driver | 2.0.101 | PCIe_Demo_MSS |
| 4 | | | | SmartFusion2_MSS_NVM_Driver_0 | | SmartFusion2_MSS_NVM_Driver | 2.2.100 👻 | PCIe_Demo_MSS |
| 5 | | | - | SmartFusion2_MSS_System_Services_Driver_0 | - | SmartFusion2_MSS_System_Services_Driver | 2.3.102 🗸 | PCIe_Demo_MSS |
| 5 | | 1 | 4 | SmartFusion2_MSS_Timer_Driver_0 | 9 | SmartFusion2_MSS_Timer_Driver | 2.0.101 | PCIe_Demo_MSS |

Figure 32 • Configuring Firmware



Click Export Firmware. The Export Firmware dialog box is displayed as shown in Figure 33.

| | 2 | are | Export Firmwa |
|--|---------------------|--------------------------|----------------|
| | t\Verilog\PCIE_Demo | itha \Desktop \LiberoPro | Location: |
| | | ct SoftConsole3.4 💌 | Create project |
| | | | _ |
| | | | |
| | ок са | | Help |
| | ОК | | Help |

Figure 33 • Export Firmware Dialog Box

- 2. Browse the Location to export the firmware project.
- 3. Select the Create project check box.
- 4. Select SoftConsole3.4 from the drop down list.
- 5. Click **OK**. The successful firmware generation window is displayed.
- 6. Click **OK**. The log window is displayed as shown in Figure 34.

| ■ Messages | Errors | 🔥 Warnings | 🚺 Info |
|------------|--------|------------|--------|

Log

Defecting C:/Osers/srikantn.aitna/Desktop/LiberOsrOject/verirog/FCIE_Demo/simulation/testbench_presynch_simulation.log' was deleted from project and disk Marning: Design contains firmware drivers that need to be downloaded or have been disabled for generation. You may want to: : Design contains firmware drivers that need to be do <u>Open Firmware View</u> to inspect your design's firmware.

Firmware project was successfully exported to 'C:\Users\srikanth.aitha\Desktop\LiberoProject\Verilog\PCIE_Demo\firmware'.

Info: SoftConsole workspace was successfully generated. Unfo: <u>Read more</u> on how Libero SoC integrates with your software development environm

Figure 34 • Log Window



Step 2: Creating an eNVM Client

The HDL and logical design portion of the demo is now complete. The following sections describe the creation of the Cortex-M3 firmware used to initialize the MSS and SERDESIF.

The eNVM client has to be uploaded with the firmware application to initialize the SERDESIF through **CoreConfigP**. The Cortex-M3 processor executes the code in the eNVM after the SmartFusion2 device has been reset. In this design the eNVM client is created with the firmware application code to initialize the SERDESIF.

The following steps describe how to create an eNVM Client:

1. To build the firmware eNVM client, invoke the standalone SoftConsole IDE. The **SoftConsoleIDE Project Workspace** window is displayed as shown in Figure 35.




Figure 35 • SoftConsole IDE Project Workspace



SmartFusion2 SoC FPGA - PCIe Control Plane Demo

2. Import the existing project into workspace as shown in Figure 36.

| - Microsemi SoftConsole IDE v3.4 | A Inc. rangement (PLT) and Chical Mesoal Instan Systems | | - 0 - |
|---------------------------------------|------------------------------------------------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------|------------------------------|
| t Source Refactor Navigate Search Pro | | | |
| | 3 • 🚳 • 8 • 8 • 9 • 9 • • 19 • 🖉 • 10 • 10 • 0 • 0 • • | | 😭 📴 C/C++ |
| et Explorer 🛛 🔍 🗖 | | | " 🗖 🔠 Outli 🕄 🛞 Mak |
| ⊟ 🐴 ▽ | SC Import | | An outline is not available. |
| | Select Create new projects from an archive file or directory. | 2 | |
| New + | Select an import source: | SC Import | |
| 1 import Éxport Refresh F5 | lype filter text | Import Projects Select a directory to search for existing Eclipse projects. | |
| | 2 Existing Projects into Workspace File System Preferences | Select root directory: C\My_Practice\PCIE_Demo\SoftConsole\PCIe, Bgowse | |
| | b (⇒ C/C++ | Select archive file: Browse | |
| | > 🗁 CVS | Projects: | |
| | ⊳ 👺 Run/Debug ▷ 👺 Team | 3 VPCIe_Demo_MSS_CM3_app (C:\My_Practice\PCIE_Demo\SoftCon VPCIe_Demo_MSS_CM3_hw_platform (C:\My_Practice\PCIE_Demo Veselect All Refresh | |
| | | | |
| | | | |
| | | Copy projects into workspace | |
| | (?) < Back Next > Finish | Working sets | |
| | < Back Next > Finish | Add project to working sets | |
| | | | |
| | | Working sets: Select | |
| | ems 🕴 🧕 Tasks 🗟 Console 🔲 Properties | | ~ |
| 0 items Descript | ion Resource Path Location Type | | |
| | | 5 | |
| | | Image: Seck Next > Finish Cancel | |
| | | | |

Figure 36 • Importing Existing Project into Workspace

- Right-click Project Explorer tab on the left pane and select Import.... The Import dialog box is displayed.
- 4. Select Existing Project into Workspace under General folder and click Next. The Import Projects dialog box is displayed.
- 5. Click **Browse** to navigate to the SoftConsole project folder.
- 6. Select PCIe_Demo_sb_MSS_CM3_app and PCIe_Demo_sb_MSS_CM3_hw_platform check boxes under Projects.
- 7. Select Copy projects into workspace check box.





- 0 **X** SC C/C++ - Welcome to Microsemi SoftConsole IDE v3.4 - Microsemi SoftConsole IDE v3.4 <u>File Edit Source Refactor Navigate Search Project Run Window Help</u> 📑 🗝 🔚 💼 🞯 🛆 🔞 T 🚳 T 🕃 T 🧭 T 🔦 T 🕲 T 🏇 T 🔾 T 💁 🔗 T 💷 🔳 🖹 📴 C/C++ 🖢 🕶 🖓 🕶 🌾 🔶 🕶 🗆 🗖 📄 Welcome 🛛 🍋 Project Explorer 🚿 🗖 🗖 🗄 Outli 🛛 💿 Mak - -🖻 😫 🎽 Microsemi SoftConsole IDE v3.4 PCIe_Demo_sb_MSS_CM3_app An outline is not available. SoftConsole is a free software development environment PCIe_Demo_sb_MSS_CM3_hw_platforr evaluable for use in Microsemi devices. Creating a project inside SoftConsole lets you write software that is immediately compiled into a usable binary. Start a Project To begin your work, click File > New > C Project Give your project a name, and select a toolchain if you are going to be compiling for a target other than the default choice of the Microsemi Cortex-M3. Then click **Finish**. Add an initial source file with File > New > Source File Add code to it, and click the Build All icon. Existing Code You can also import an existing source tree using File > Import... and click General > File System ~ - -🖹 Problems 🛛 🧟 Tasks 🖳 Console 🔲 Properties 0 items Description Resource Location Type Patl € [∎\$

8. Click Finish. The SoftConsole Workspace window is displayed as shown in Figure 37.

Figure 37 • SoftConsole Workspace

 Select the projects PCIe_Demo_sb_MSS_CM3_app and PCIe_Demo_sb_MSS_CM3_hw_platform in the Project Explorer by using CTRL key.



SmartFusion2 SoC FPGA - PCIe Control Plane Demo

| e Edit Source Ref | actor | Navigate Search Project | Run Wind | w Help | | |
|------------------------------------------|----------------|------------------------------------------------------------|------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------|----------|------------------------------|
| <mark>* - 2 ≙ 6</mark> * 7 - * ~ (~ | • 🖨 | | 📸 🕶 🔂 🕶 | ₫ • ₢ • 《 • 验 • 券 • 0 • 0 • 2 • 参 • | Π | 😭 📴 C/C++ |
| Project Explorer 🕱 | | 🗆 🗖 📄 Welcome | × | | | 🗄 Outli 🛛 💿 Mak |
| | | 亘 🔄 🏹 Microser | ni SoftCo | nsole IDE v3.4 | | An outline is not available. |
| PCIe_Demo_MSS | | | ole is a free so | tware development environment | | |
| 😤 PCIe_Demo_MSS | CM: | New Go Into | • | uction of C and C++ executables for processors psemi devices. Creating a project inside SoftConsole hat is immediately compiled into a usable binary. | | |
| | | Copy Paste | Ctrl+C Ctrl+V | | | |
| | × | Delete Move Rename | Delete F2 | click File > New > C Project name, and select a toolchain if you are going to arget other than the default choice of the Microsemi Cortex-M3. | | |
| | | Import Export | | e file with File > New > Source File click the Build All icon. | | |
| | <u>&</u>] | Build Project Clean Project Refresh Close Project | F5 | an existing source tree using | | |
| | | Close Unrelated Projects | | tem | | |
| | | Exclude from build Build Configurations | • | Set Active | | |
| | | Make Targets | | Build 2 Release | - | |
| | | Index | + | Delete resource cfgs | | ~ |
| | | Convert To | | Manage | Location | Туре |
| | | Run As | + | | Location | 1772 |
| | | Debug As | × | | | |
| | | Profile As | • | | | |
| | | Team | | | | |

10. Right-click and select **Build Configurations > Set Active > Release** as shown in Figure 38.

Figure 38 • Release Mode Option





11. Select **PCle_Demo_sb_MSS_CM3_app**. Right-click and select **Properties** as shown in Figure 39.




Figure 39 • Properties Option



| Properties for PCIe_Demo_N | ASS_CM3_app | |
|----------------------------------------------------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------|
| type filter text | Resource | ⇔ • ⇔ • • |
| Resource Builders C/C++ Build C/C++ General Project References | Path: /PCIe_Demo_MSS_CM3_app Type: Project Location: D:\Microsemi_prj\PCIE_Demo\SoftConsole \PCIe_Demo_MSS_CM3\PCIe_Demo_MSS_CM3_app | |
| Refactoring History Run/Debug Settings | Last <u>m</u> odified: June 17, 2013 2:25:26 AM <u>Text file encoding</u> <u>Other:</u> <u>Cp1252</u> New text file line delimiter <u>Other:</u> <u>v</u> | |
| | | |
| | Restore <u>D</u> efaul | ts <u>A</u> pply |
| ? | ОК | Cancel |

The Properties for PCIe_Demo_sb_MSS_CM3_app window is displayed as shown in Figure 40.

Figure 40 • Properties Window

S

12. In the **Properties for PCle_Demo_sb_MSS_CM3_app** window, expand the **C/C++ Build** option and select **Settings**.



13. Select **Miscellaneous** and provide the release mode linker script file to the linker by changing the 'Linker flags' field to "-*T*././PCIe_Demo_sb_MSS_CM3_hw_platform/CMSIS/startup_gcc/ production-smartfusion2-execute-in-place.Id" as shown in Figure 41.




Figure 41 • LD File Option

14. Click OK to close the Properties for PCle_Demo_sb_MSS_CM3_app window.

15. To clean and build the project, select Project > Clean as shown in Figure 42.

| File Edit Source Refactor Navigate Search | Proj | ect Run Window | Help | |
|-------------------------------------------|---------|-----------------------------|--------|-------|
| | | Open Project | | 0 - 0 |
| 🔁 Project Explorer 🕱 📃 | 1 | Close Project | | |
| PCIe_Demo_MSS_CM3_app | | Build All | Ctrl+B | |
| PCIe_Demo_MSS_CM3_hw_platform | | Build Configurations | + | |
| | | Build Project | | |
| | | Build Working Set | + | |
| | | Clean | | |
| | | Build Automatically | | |

Figure 42 • Building SoftConsole Project



16. The **Clean** window is displayed. Click **OK** to build the SoftConsole projects as shown in Figure 43.




Figure 43 • Clean and Build SoftConsole Projects



17. The SoftConsole creates a hex file in the **Release** folder under the **PCIe_Demo_sb_MSS_CM3_app** project as shown in Figure 44.




Figure 44 • Generated Hex File

- 18. Close the SoftConsole project window.
- 19. Open the Libero project and PCle_Demo tab. Double-click PCle_Demo_sb_0 and go to System Builder - Memories tab to add the eNVM data storage client.



| Available Client types | | | | User Clients in e | NVM | | | |
|-------------------------------------------------------------------------------------------------|-------------|-------------|-------------|--------------------|------------|----------|----------------------|--------------|
| Data Storage | | | | | | | | |
| Serialization | Client Type | Client Name | DepthxWidth | Start Address(Hex) | Page Start | Page End | Initialization Order | Lock Start A |
| Add to System | | | | | | | | |
| Add to System Usage Statistics Available Pages: 2032 Used Pages: 0 Free Pages: 2032 | | | | 11 | | 6 | 0 | |

The eNVM configurator window is displayed as shown in Figure 45.

Figure 45 • System Builder - Memory eNVM

3



20. Select Data Storage under the Available Client types tab and click Add to System. The Add Data Storage Client window is displayed as shown in Figure 46.

| Client name: | | | | |
|------------------------|----------------------|-----------|----------|--|
| eNVM | | | | |
| Content: | | | | |
| Memory file: | | | | |
| _ | | | | |
| Format: I | ntel-Hex 🔻 | | | |
| Use abs | olute addressing 🚯 | | | |
| Content filled wi | th Os | | | |
| No Content (Clie | at is a planchalder) | | | |
| | | | | |
| Start address: 0x | 0 | | | |
| Size of word: 8 | ▼ bits | | | |
| Number of Words: 1 | | (decimal) | | |
| | | (accinal) | | |
| Use as ROM 🕤 | | | | |
| Use Content for Simula | tion | | | |
| | | | | |
| | | | | |
| | | | | |
| | | | | |
| | | | | |
| | | | | |
| | | | | |
| | | | K Cancel | |

Figure 46 • Add Data Storage Client

3

21. Enter **Client Name** as eNVM in the **Add Data Storage Client** window.



22. Browse for the.hex file generated (as shown in Figure 44 on page 41). The generated executable image can be found in the **Release** folder under the SoftConsole project workspace as shown in Figure 47.

| ose Memory Content File | | | | | | X |
|--------------------------------|-------------|---------------------------|-------------------|----------------------|-------------------------|----------|
| 🗸 🗸 🖉 🖉 🖉 🗸 PCIE_Demo 🕨 SoftCo | onsole 🕨 P(| CIe_Demo_MSS_CM3 | 13_app ▶ Release | ▼ ⁴ → See | arch Release | |
| Organize 🔻 New folder | | | | | !≡ ▼ | |
| Favorites | <u>^</u> | Name | Date modified | Туре | Size | |
| Nesktop | | PCIe_Demo_MSS_CM3_app.hex | 6/17/2013 7:55 PM | HEX File | 4 KB | |
| 🕕 Downloads | | | | | | |
| 🖳 Recent Places | = | | | | | |
| | | | | | | |
| 📜 Libraries | | | | | | |
| Documents | | | | | | |
| J Music | | | | | | |
| E Pictures | | | | | | |
| 📑 Videos | | | | | | |
| _ | - | | | | | |
| Computer | , i i | | | | | |
| | | | | 👻 Inte | -Hex Files (*.hex;*.ihx |) 🔻 |
| File <u>n</u> ame: | | | | | | |
| File <u>n</u> ame: | | | | | Open Ca | incel |


Figure 47 • Browsing for .hex File

23. Click **OK** in the **Add Data Storage Client** window as shown in Figure 48.

| | Add Data Storage Client |
|---|--------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 6 | Content filled with 0s No Content (Client is a placeholder) Start address: 0x 0 + Size of word: 8 + bits Number of Words: 3120 (decimal) Use as ROM |
| | Use Content for Simulation |

Figure 48 • Add Data Storage Client





24. Click Next and keep the rest of the System Builder tabs as default.

Figure 49 • Modify Core - ENVM

25. Save PCle_Demo and regenerate the PCle_Demo component by clicking Generate Component in SmartDesign.

Step 3: Developing the Simulation Stimulus

During the design process, SERDESIF is configured for the BFM simulation model. The BFM simulation model replaces the entire PCIe interface with a simple BFM that can send write transactions and read transactions over the AHB-Lite interface. These transactions are driven by a file and allow easy simulation of the FPGA design connected to a PCIe interface. This simulation methodology has the benefit of focusing on the FPGA design since the SmartFusion2 PCIe interface is a fully hardened and verified interface.

This section describes how to modify the BFM script (user.bfm) file that is generated by SmartDesign. The BFM script file simulates PCIe writing/reading to/from the MSS through the FIC_0.



 Open the serdesif_0_PCIE_0_user.bfm file. To open the serdesif_0_PCIE_0_user.bfm, go to the Files tab > Simulation folder, and double-click the serdesif_0_PCIE_0_user.bfm. The serdesif_0_PCIE_0_user.bfm file is displayed, as shown in Figure 50.




Figure 50 • SmartDesign Generated SERDESIF_1_user.bfm File

2. Modify the serbesif 0 PCIE_0_user.bfm to add the following bfm commands of writing and reading:

| memmap | Ģ | GPIO (| x4001 | L3 <mark>00</mark> 0; | |
|---------|----|--------|-------|-----------------------|--------|
| memmap | e | SRAM | 0x200 | ,00000 | ; |
| proced | ur | re mai | .n; | | |
| # add | уc | our BE | M cor | nmands | below: |
| wait 5 | 00 |)us; | | | |
| wait 5 | 00 |)us; | | | |
| write ' | W | GPIO | 0x00 | 0x5; | |
| write ' | W | GPIO | 0x04 | 0x5; | |
| write | W | GPIO | 0x08 | 0x5; | |
| write | W | GPIO | 0x0C | 0x5; | |
| write | W | GPIO | 0x10 | 0x5; | |
| write | W | GPIO | 0x14 | 0x5; | |
| write | W | GPIO | 0x18 | 0x5; | |
| write | W | GPIO | 0x1C | 0x5; | |
| | | | | | |
| write | W | GPIO | 0x88 | 0x00; | |
| write | W | GPIO | 0x88 | 0x01; | |
| write | W | GPIO | 0x88 | 0x02; | |
| | | | | | |



```
write w GPIO 0x88 0x04;
write w GPIO 0x88 0x08;
write w GPIO 0x88 0x10;
write w GPIO 0x88 0x20;
write w GPIO 0x88 0x40;
write w GPIO 0x88 0x80;
write w GPIO 0x88 0x80;
write w eSRAM 0x00 0x12345678;
write w eSRAM 0x04 0x87654321;
write w eSRAM 0x00 0x12345678;
readcheck w eSRAM 0x00 0x12345678;
readcheck w eSRAM 0x00 0x12345678;
readcheck w eSRAM 0x04 0x87654321;
readcheck w eSRAM 0x08 0x9ABCDEF0;
readcheck w eSRAM 0x08 0x9ABCDEF0;
readcheck w eSRAM 0x08 0x9ABCDEF0;
readcheck w eSRAM 0x00 0x0FEDCBA9;
```

- The modified BFM file appears similar to the file shown in Figure 51.
 BFM commands are added in the SERDESIF 0 PCIE 0 user.bfm. Perform the following:
 - Write to MSS GPIO
 - Write to eSRAM
 - Read-check from eSRAM




Figure 51 • Modified SERDES User BFM




Step 4: Simulating the Design

The design supports the BFM_PCIe simulation level to communicate with the High Speed Serial Interface block through the master AXI bus interface. Although no serial communication actually goes through the High Speed Serial Interface block, this scenario allows validating the fabric interface connections. The SERDESIF_1_user.bfm file under the <Libero project>/simulation folder contains the BFM commands to verify the read/write access to MSS GPIOs and eSRAM.

The following steps describe how to use the SmartDesign testbench and BFM script file to simulate the design.

- 1. To generate the HDL testbench file follow the below instructions,
 - a. From the File menu, choose New > HDL Testbench as shown in Figure 52.



Create New HDL Testbench File dialog box is displayed as shown in Figure 53.

| 1 | Create New HDL Testbench File |
|---------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| | HDL Type Verilog VHDL Name: testbench |
| \mathcal{C} | Initialize file with standard template Instantiate Root Design Set as Active Stimulus Help OK Cancel |

Figure 53 • Create New HDL Testbench File

b. Select Verilog or VHDL under HDL Type.

- c. Enter testbench as a name of the new hdl testbench file and click OK.
- 2. Add the wave do file to the PCIe demo design simulation folder by clicking **File > Import > Others**.



3. Browse to the wave.do file location in the design files folder:

M2S90_PCIE_Control_Demo_DF/Source Files. Figure 54 shows the wave.do file under simulation folder in the **Files** window.




Figure 54 • Wave.do File under Simulation Folder

- 4. Open the Libero SoC project settings (Project > Project Settings).
- 5. Select **Do File** under **Simulation Options** in the Project Settings window. Change the **Simulation runtime** to **150**us, as shown in Figure 55.
- 6. Click Save.

| - | | |
|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------|
| Project Settings | | |
| Device Selection Device Settings Design Flow Analysis Operating Conditions Simulation Options (DO File Waveforms Viam commands Simulation Libraries Simatfrusion2 COREAHBLITE_LIB | If Use automatic DD file Smulation runtime: Top level instance name: top-0 Generate VOD file VCD file name: power.vcd Select Verlog Language Syntax Verlog 2001 System Verlog Select VHDL Language Syntax V+DL 2008 User defined DD file: DD command parameters: | Save Restore Defaults |
| Help | | Close |

Figure 55 • Project Setting – Do File Simulation Runtime Setting



- 7. Select Waveforms under Simulation Options as shown in Figure 56:
 - Select Include Do file.
 - Select Log all signals in the design.
 - Click **Close** to close the Project settings dialog box.
 - Select **Save** when prompted to save the changes.

| Project Settings Device Device L/O Settings Preferred HDL Type Design Flow Simulation Options DO File Waveforms Vsim commands Simulation Libraries | Include DO file Save wave.do Restore Defaults Display waveforms for top_level testbench Image: Comparison of the test of test of the test of test |
|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| SmartFusion2 COREAHBLITE | |
| Help | Close |

Figure 56 • Project Setting – Waveform

To run the simulation, double-click Simulate under Verify Pre-Synthesized Design in the Design Flow window.



ModelSim runs the design for approximately 150us. The ModelSim transcript window displays the BFM commands and the BFM simulation completed with no errors, as shown in Figure 57.



Figure 57 • SERDES BFM Simulation

Figure 58 shows the waveform window with MSS GPIO output signals.




Figure 58 • Simulation Result with MSS GPIO Signals



Step 5: Generating the Program File

The following steps describe how to generate the program file.

1. Double-click **I/O Constraints** in the **Design Flow** window as shown in Figure 59. The **I/O Editor** window is displayed after completing Synthesize and Compile.

| CIe_Demo_top | | | | - | 0 | íΞ) | <u>م</u> | |
|--------------|------------------|------------------|--------------------------------------------|------|---|-----|----------|--|
| | Тоо | d | | | | | | |
| / | ⊿ | • | Create Design | | | | | |
| | | | 🖧 System Builder | | | | | |
| / | | | 🖧 Configure MSS | | | | | |
| | | | 🔊 Create SmartDesign 💦 🐰 | | | | | |
| | | | Create HDL | | | | | |
| | | | 🔛 Create SmartDesign Testbench | | | | | |
| | | | Create HDL TestBench | | | | | |
| | | | ☞ View/Configure Firmware Cores | | | | | |
| | | 4 | Verify Pre-Synthesized Design | | | | | |
| | | | 🗮 Simulate | | | | | |
| | \triangleright | ► | Create Constraints | | | | | |
| | ⊿ | ► | Implement Design | | | | | |
| | | | Synthesize | | | | | |
| | | \triangleright | , icing i est egineses inpremente | tion | | | | |
| | | | 🙀 Compile | | | | | |
| | | | Configure Flash*Freeze | | | | | |
| | | | Place and Route | | | | | |
| | | 4 | Edit Constraints | | | | | |
| | | | VO Constraints | | | | | |
| | | | Timing Constraints | | | | - | |

Figure 59 • I/O Constraints

2. The **I/O Editor** is displayed. Make the pin assignments shown in Table 5. After the pins have been assigned, the I/O Editor is displayed as shown in Figure 60 on page 54.

Table 5 • Port to Pin Mapping

| Port Name | Pin Number |
|------------|------------|
| GPIO_0_M2F | E1 |
| GPIO_1_M2F | F4 |
| GPIO_2_M2F | F3 |
| GPIO_3_M2F | G7 |
| GPIO_4_M2F | H7 |
| GPIO_5_M2F | J6 |



Table 5 • Port to Pin Mapping (continued)

| Port Name | Pin Number |
|---------------|------------|
| GPIO_6_M2F | H6 |
| GPIO_7_M2F | H5 |
| GPIO_8_M2F | L19 |
| GPIO_9_M2F | L18 |
| GPIO_10_M2F | K21 |
| GPIO_11_M2F | K20 |
| SWITCH | J18 |
| PCIE0_PERST_N | P18 |

These pin assignments are for connecting below on the SmartFusion2 Evaluation Kit.

- CLK0_PAD to 50 MHz Clock Oscillator
- GPIO_0 to GPIO_8 for LEDs
- GPIO_8 to GPIO_11 for DIP switches
- SWITCH for SW4
- PCIE_0_PERST_N to PERST of PCIe Edge connector

| le | Edit View Tools | ; <u>H</u> elp | | | | | |
|----|-----------------|----------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------|--------------|--------------------|---------|
| ۲ | | 👳 👫 👫 | 1 de la companya de l | | | | |
| Po | orts Package | Pins Packa | ge Viewer | | | | |
| | Port Name 1 | Direction 💌 | I/O Standard 💌 | Pin Number 💌 | Locked 💌 | Macro Cell 🔻 | Bank Na |
| 1 | DEVRST_N | Input | | R15 | | ADLIB:SYSRESET | |
| 2 | GPIO_0_M2F | Output | LVCMOS25 | E1 | v | ADLIB:OUTBUF | Banka |
| 3 | GPIO_1_M2F | Output | LVCMOS25 | F4 | v | ADLIB:OUTBUF | Bank |
| 4 | GPIO_2_M2F | Output | LVCMOS25 | F3 | v | ADLIB:OUTBUF | Bankt |
| 5 | GPIO_3_M2F | Output | LVCMOS25 | G7 | V | ADLIB:OUTBUF | Bank |
| 5 | GPIO_4_M2F | Output | LVCMOS25 | H7 | v | ADLIB:OUTBUF | Bank |
| 7 | GPIO_5_M2F | Output | LVCMOS25 | J6 | v | ADLIB:OUTBUF | Bank |
| 8 | GPIO_6_M2F | Output | LVCMOS25 | H6 | | ADLIB:OUTBUF | Bank |
|) | GPIO_7_M2F | Output | LVCMOS25 | H5 | | ADLIB:OUTBUF | Bank |
| LO | GPIO_8_F2M | Input | LVCMOS25 | L19 | | ADLIB:INBUF | Bank |
| 1 | GPIO_9_F2M | Input | LVCMOS25 | L18 | | ADLIB:INBUF | Bank |
| 12 | GPIO_10_F2M | Input | LVCMOS25 | K21 | | ADLIB:INBUF | Bank |
| 13 | GPIO_11_F2M | Input | LVCMOS25 | K20 | | ADLIB:INBUF | Bank |
| L4 | PCIE_0_PERST_N | Input | LVCMOS25 | P18 | | ADLIB:INBUF | Bank |
| 15 | (P) REFCLK0_P | Input | LVDS | U1 | | ADLIB:INBUF_DIFF | Bank |
| .6 | (N) REFCLK0_N | Input | LVDS | 11 | | ADLIB:INBUF_DIFF | Bank |
| 17 | RXD0_N | Input | | Y1 | V | ADLIB:SERDESIF_075 | |
| .8 | RXD0_P | Input | | W1 | V | ADLIB:SERDESIF_075 | |
| 19 | RXD1_N | Input | | Y3 | V | ADLIB:SERDESIF_075 | |
| 20 | RXD1_P | Input | | W3 | V | ADLIB:SERDESIF_075 | |
| 21 | RXD2_N | Input | - | Y5 | | ADLIB:SERDESIF_075 | |
| 22 | RXD2_P | Input | | W5 | | ADLIB:SERDESIF_075 | |
| 23 | RXD3_N | Input | | Y7 | | ADLIB:SERDESIF_075 | |
| 24 | RXD3_P | Input | | W7 | | ADLIB:SERDESIF_075 | |
| 25 | SWITCH | Input | LVCMOS25 | J18 | \checkmark | ADLIB:INBUF | Bank |
| 26 | TXD0_N | Output | | AA2 | V | ADLIB:SERDESIF_075 | |

Figure 60 • I/O Editor

- 3. After updating I/O editor, click **Commit and Check**.
- 4. Close the I/O editor.
- 5. Click **Generate Bitstream** as shown in Figure 61 to complete place and route, verify timing, and generate the programming file.

| Project | <u>F</u> ile | Edit | View | Design | Tools | <u>H</u> elp |
|-------------|--------------|------|------|--------|----------|--------------|
| | 3 🕻 | | 20 | 0 | | |
| Design Flow | N | | | | Generate | Bitstream |

Figure 61 • Generate Bitstream



Running the Demo

Demo Setup

Following are the steps to setup the demo for SmartFusion2 Evaluation Kit Board:

- 1. Connect the FlashPro4 programmer to the J5 connector of the SmartFusion2 Evaluation Kit Board.
- 2. Connect the jumpers on the SmartFusion2 Evaluation Kit Board as shown in Table 4.

CAUTION: The power supply switch SW7 on the board should be in OFF position, while making the jumper connections.

| Table 6 • | SmartFusion2 FPGA Evaluation Kit Jumper Settings |
|-----------|--------------------------------------------------|
|-----------|--------------------------------------------------|

| Jumper | Pin (from) | Pin (to) | Comments |
|-----------------------|------------|----------|---------------------------------------------------------------------------------------------------------------------------------|
| J22, J23, J24, J8, J3 | 1 | 2 | These are the default jumper settings of the SmartFusion2 Evaluation Kit Board. Ensure these jumpers are set accordingly. |

- 3. Connect the power supply to the **J6** connector.
- 4. Switch the power supply switch SW7 to ON position.
- 5. To program the SmarFusion2 device double-click **Run PROGRAM** Action in the Design Flow tab as shown in Figure 62.




Figure 62 • Run PROGRAM Action



- 6. After Successful programming, power OFF the SmartFusion2 Evaluation Kit and shut down the Host PC.
- Following are the steps to connect the CON1-PCIe Edge Connector either to Host PC or laptop:

 Connect the CON1-PCIe Edge Connector to Host PC PCIe Gen 2 slot or Gen 1 slot as applicable. If the Host PC does not support the Gen 2 compliant slot, the design switches to the Gen 1 slot.

b. Connect the CON1-PCIe Edge Connector to the laptop PCIe slot using the express card adapter. If you are using a laptop, the express card adapters typically support only Gen 1 and the design works on Gen 1 slot.

CAUTION: Host PC or laptop should be powered OFF while inserting the PCIe Edge Connector. If the system is not powered OFF, the PCIe device detection and selection of Gen 1 or Gen 2 does not occur properly. It is recommended that the Host PC or laptop should be powered OFF during the PCIe card insertion.

The board setup is shown in Figure 63.



Figure 63 • SmartFusion2 Evaluation Kit Setup

8. Switch ON the power supply switch, SW7.

Running the Demo Design

This demo can run on both windows and Red Hat Linux operating system.

To run the demo on Windows operating system GUI, Jungo drivers are provided. Refer to "Running the Demo Design on Windows" on page 57.

To run the demo on Linux operating system native Red Hat Linux drivers and command line scripts are provided. Refer to "Running the Demo Design on Linux" on page 70.



Running the Demo Design on Windows

The following steps describe how to run the Demo Design on Windows:

 Power on the Host PC and check the Host PC Device Manager for PCIe Device. It is similar to Figure 64. If the device is not detected, power cycle the SmartFusion2 Evaluation Kit and click Scan for hardware changes in Device Manager window.

| 🚔 Device Manager | |
|--------------------------------------|--|
| <u>File Action View H</u> elp | |
| | |
| ▲ 📇 w7-donthus | |
| ⊳ | |
| Disk drives | |
| 🛛 🛼 Display adapters | |
| DVD/CD-ROM drives | |
| 🕨 🦣 Human Interface Devices | |
| De TA/ATAPI controllers | |
| Keyboards | |
| Mice and other pointing devices | |
| 👂 🖳 Monitors | |
| Network adapters | |
| ▲ ·· Bo Other devices | |
| PCI Device | |
| Ports (COM & LPT) | |
| Processors | |
| Sound, video and game controllers | |
| ⊳ di∎ System devices | |
| 🔈 🖷 Universal Serial Bus controllers | |
| | |
| | |
| | |

Figure 64 • Device Manager - PCle Device Detection

- 2. If the Host PC has any other installed drivers (previous versions of Jungo drivers) for the SmartFusion2PCIe device, uninstall them. To uninstall previous versions of Jungo drivers follow steps 12 and 13.
- 3. To uninstall previous Jungo drivers go to **Device Manager**, right-click on **DEVICE**, and click **Uninstall** as shown in Figure 65 on page 58.






Figure 65 • Device Manager Window



4. **Confirm Device Uninstall** window is displayed as shown in Figure 66 Confirm Device Uninstall Select **Delete the driver software for this device**. After uninstalling previous Jungo drivers, ensure that the PCI Device is detected in the **Device Manager** window as shown in Figure 66.

| Confirm Device Uninstall | |
|-------------------------------------------------------------------|---|
| DEVICE | |
| Warning: You are about to uninstall this device from your system. | |
| Delete the driver software for this device. | |
| OK Cancel | |
| | r |

Figure 66 • Confirm Device Uninstall Dialogue Box

Note: If the device is still not detected, check if the BIOS version in Host PC is latest, and if PCI is enabled in the Host PC BIOS.

Drivers Installation

The PCIe Demo uses a driver framework provided by Jungo WinDriverPro. To install the PCIe drivers on Host PC for SmartFusion2 Evaluation Kit, use the following steps:

- Extract the PCle_Demo.rar to C:\drive. The PCle_Demo.rar is located in the provided design files:
 - M2S90_PCIE_Control_DEMO_DF\Windows_64bit\Drivers\PCIe_Demo.rar
- Run the batch file C:\PCIe_Demo\DriverInstall\Jungo_KP_install.bat Note:Installing these drivers require Host PC Administration rights.
- 3. In the WIndows Security dialog box, click Install as shown in Figure 67.

| C | Windows Security Would you like to install this device software? Name: Jungo Jungo Publisher: Jungo LTD | |
|---|------------------------------------------------------------------------------------------------------------------------------------------------|--|
| | Always trust software from "Jungo LTD". | |
| | You should only install driver software from publishers you trust. <u>How can I</u> <u>decide which device software is safe to install?</u> | |

Figure 67 • Jungo Driver Installation



- Note: If the installation is not in progress, right-click on the command prompt and select Run as administrator. Run the batch file C:\PCIe_Demo\DriverInstall\Jungo_KP_install.bat from command prompt.
 - 4. Click Install this driver software anyway as shown in Figure 68.




Figure 68 • Windows Security



PCIe Demo GUI

SmartFusion2 PCIe Demo GUI is a simple graphic user interface that runs on the Host PC to communicate with the SmartFusion2 PCIe EP device. The GUI provides the PCIe link status, driver information, and demo controls. The GUI invokes the PCIe driver installed on the Host PC and provides commands to the driver according to the user selection.


The following steps are used to install the GUI:

- 1. Download the PCIe_Demo_GUI Installer from the following link. http://soc.microsemi.com/download/rsc/?f=PCIe_Demo_GUI_Installer
- 2. Double-click **setup.exe** in the provided GUI installation (PCIe_Demo_GUI_Installer\setup.exe). Apply default options as shown in Figure 69.

| Directory for National Instruments products C:\Program Files\National Instruments\ Browse | Destination Directory Select the primary installation directory. | |
|-----------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------------------------------------------------------|-----------------------------|
| Directory for PCIe Demo C:\Program Files\PCIe Demo\ Directory for National Instruments products C:\Program Files\National Instruments\ Browse | | |
| C:\Program Files\PCle Demo\ Directory for National Instruments products C:\Program Files\National Instruments\ Browse | different locations, click the Browse button and | d select another directory. |
| Directory for National Instruments products C:\Program Files\National Instruments\ Browse | Directory for PCIe Demo | |
| C:\Program Files\National Instruments\ Browse | C:\Program Files\PCIe Demo\ | Browse |
| C:\Program Files\National Instruments\ Browse | Directory for National Instruments products | |
| | | Browse |
| | | |
| << <u>B</u> ack Next>> | | << Back Next >> Canc |
| UI Installation | | |



3. Click **Next** to complete the installation. After successful installation, the following window is displayed.





Running the Design

The following steps describe how to run the design.

 Check the Host PC Device Manager for the drivers. If the device is not detected, power cycle the SmartFusion2 Evaluation Kit and click Scan for hardware changes in Device Manager. Ensure that the board is switched on.

| 🚔 Device Manager |
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| <u>File Action View H</u> elp |
| |
| W7-donthus Computer Disk drives Display adapters DVD/CD-ROM drives Human Interface Devices IDE ATA/ATAPI controllers Jungo DEVICE WinDriver |
| Keyboards Mice and other pointing devices Monitors Network adapters Torts (COM & LPT) |
| Processors Sound, video and game controllers System devices Universal Serial Bus controllers |
| |

Figure 71 • Device Manager - PCIe Device Detection

Note: If a warning symbol is displayed on the **DEVICE** or **WinDriver** icons in the **Device Manager**, uninstall them and start from step1 of "Drivers Installation" on page 59.



 Invoke the GUI from ALL Programs > PCIeDemo > PCIe Demo. The GUI is displayed as shown in Figure 72.





3. Click **Connect** button at the top-right corner of the GUI. The messages are displayed on the GUI as shown in Figure 73.





4. Click **Demo Controls** in the GUI displays the LEDs options and DIP switch positions as shown in Figure 74.




Figure 74 • Demo Controls

- 5. Click LEDs in GUI to ON/OFF the LEDs on the SmartFusion2 Evaluation Kit.
- 6. Click Start LED ON/OFF Walk to blink the LEDs on the SmartFusion2 Evaluation Kit.
- 7. Click Stop LED ON/OFF Walk to stop the LEDs blinking.
- 8. Change the DIP switch positions on the SmartFusion2 Evaluation Kit (SW10) and observe the similar position of switches in GUI SWITCH MODULE.
- 9. Click Enable Interrupt Session to enable the PCIe interrupt.



10. Press the push button SW3 on the SmartFusion2 Evaluation Kit and observe the interrupt count on the **Interrupt Counter** field in GUI as shown in Figure 75.




Figure 75 • Interrupt Counter

11. Click **Clear/Disable Interrupts** to clear and disable the PCIe interrupts.





12. Click **Config Space** to read details about the PCIe configuration space. Figure 76 shows the PCIe configuration space.




Figure 76 • Configuration Space

13. Click PCIe R/W to perform read and writes to eSRAM memory through BAR1 space. Figure 77 shows the PCIe R/W window.





14. Enter the address in the Address field between 0x0000 to 0xFFFC. The Data field accepts a 32-bit hexadecimal value.

| 💟 Microsemi. | PCIe Demo |
|---------------------------------|---------------------------------------------------|
| Thu, Jan 29, 2015 3:44:13 PM | Link Width: 1x Gen 1 Rate 2.5G Board SF2 Eval Kit |
| PCIe Link Info Demo Controls | BAR 1 Memory Range |
| Config Space | Address 240 Data F0F0F0F0 |
| PCIe R/W | Read Write |
| | |
| PCIe Link | SMARTFUSION [®] 2 |

Figure 77 • Perform Read and Write to eSRAM Using PCIe

15. Click **Exit** to quit the demo.



Running the Demo Design on Linux

The following steps describe how to run the Demo Design on Linux.

- 1. Switch **ON** the Red Hat Linux Host PC.
- 2. Red Hat Linux Kernel detects the SmartFusion2 PCIe end point as Actel Device.
- 3. On Linux Command Prompt Use lspci command to display the PCIe info.
 - # lspci




Figure 78 • PCIe Device Detection

Drivers Installation

1s

Enter the following commands in the Linux command prompt to install the PCIe drivers:

- 1. Create the **sf2** directory under the **home**/ directory using the following command:
 - # mkdir /home/sf2
- 2. Copy the M2S90_PCIe_Control_Plane_DF design files folder under /home/sf2 directory, which contains the Linux PCIe device driver files and Linux PCIe application utility files.
- Copy the Linux PCIe Device Driver file (PCIe_Driver.rar) from M2S90_PCIe_Control_Plane_DF/design files folder.

cp -rf/home/sf2/M2S90_PCIe_Control_Plane_DF/Linux_64bit/Drivers/ PCIe_Driver.rar/home/sf2# unzip PCIe_Driver.rar

- 4. Execute 1s command to display the contents of /home/sf2 directory.
- 5. Change to inc/ directory by using the following command:

#cd /home/sf2/inc



6. Edit the board.h file for SmartFusion2 Evaluation Kit as shown in Figure 79.

#vi board.h
#undef SF2_ADV_KIT
#undef IGL2
#undef SF2_DEV_KIT
#define SF2_EVAL KIT

| Applications Places System 🥪 🎯 🖏 🍯 | 7:12 PM 🜒 |
|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------------------------------------------|
| | gas:/home/prasad/pcie/LinuxPCIe_IGL2_Code/inc |
| <u>F</u> ile <u>E</u> dit <u>V</u> iew <u>T</u> erminal Ta <u>b</u> s <u>H</u> elp | |
| <pre> Ø** SF2 : SmartFusion2 Board, IGL2: IGL002 Board #define SF2, if the hardware board is SmartFusion2 #define IGL2, if the hardware board is IGL002 */</pre> | |
| #undef SF2_ADV_KIT #undef IGL2 #undef SF2_DEV_KIT #undef SF2_EVAL_KIT | |
| - | |
| р. 2 | |
| "board.h" 10L, 231C | |
| 😻 💽 Screenshot-1.png | root@rhel-odigas:/home/prasad/pcie/LinuxPCle_IGL2_Code/inc |
| | |

Figure 79 • Edit board.h File

3

- 7. To save the selected file, execute the :wq command
- 8. Change to PCle_Driver/ directory using the cd command: #cd /home/sf2/PCIe_Driver
- 9. To compile the Linux PCIe device driver code, execute make command. #make clean [To clean any *.o, *.ko files] #make
- 10. The kernel module, pci_chr_drv_ctrlpln.ko creates in the same directory.

11. To insert the Linux PCIe device driver as a module, execute insmod command. #insmod pci chr drv ctrlpln.ko

Note: Root privileges are required to execute this command.






Figure 80 • PCIe Device Driver Installation

12. After successful Linux PCIe device driver installation, check /dev/MS_PCI_DEV got created by using the following Linux command:

#ls /dev/MS PCI DEV

Note: /dev/MS_PCI_DEV interface is used to access the SmartFusion2 PCIe end point from Linux user space.

Linux PCIe Application Compilation and PCIe Control Plane Utility Creation

- Change to the /home/sf2/ directory using the following command: #cd /home/sf2
- 2. Copy the M2S90_PCIE_Control_DEMO_DF\Linux_64bit\Util\PCIe_App folder from the Windows host PC and place it into the /home/sf2 directory of RedHat Linux host PC.
- 3. Change to the /home/sf2/PCIe_App directory using the following command:

#cd /home/sf2/PCIe_App

- 4. Compile the Linux user space application pcie appln ctrlpln.c by using gcc command.
 - #gcc -o pcie_ctrlplane pcie_appln_ctrlpln.c






Figure 81 • Linux PCIe Application Utility

- 5. After successful compilation, Linux PCIe application utility pcie_ctrlplane creates in the same directory.
- 6. On Linux Command Prompt run the pcie_ctrlplane utility as:

#./pcie_ctrlplane

Help menu displays as shown in Figure 81.



Execution of Linux PCIe Control Plane Features LED Control

LED1 to LED8 is controlled by writing data to SmartFusion2 LED Control Registers.

```
#./pcie ctrlplane 1 0x00000FF [LED OFF]
```

#./pcie ctrlplane 1 0x00000000 [LED ON]




Figure 82 • Linux Command - LED Control

led_blink.sh, contains the shell script code to perform LED Walk ON where as Ctrl C exits the shell script and LED Walk turns OFF.

Run the led_blink.sh shell script using sh command.





SmartFusion2 SoC FPGA PCIe Control Plane Demo - Libero SoC v11.5 User Guide

SRAM Read/Write

64 KB SRAM is accessible for SmartFusion2 Evaluation Kit.

#./pcie ctrlplane 2 1 0xFF00FF00 0x1000 [SRAM WRITE]

#./pcie ctrlplane 3 0 0x1000 [SRAM READ]




Figure 83 • Linux Command - SRAM Read/Write



SmartFusion2 SoC FPGA - PCIe Control Plane Demo

DIP Switch Status

Dip Switch on SmartFusion2 Evaluation Kit consists of 4 electric switches to hold the device configurations. Linux PCIe utility reads the corresponding switches (ON/OFF) state.

| #./pcie ctrlpl | ane 4 [D] | IP Switch | Status] |
|----------------|-----------|-----------|---------|
|----------------|-----------|-----------|---------|




Figure 84 • Linux Command - DIP Switch



SmartFusion2 SoC FPGA PCIe Control Plane Demo - Libero SoC v11.5 User Guide

PCIe Configuration Space Display

PCIe Configuration Space contains the PCIe device data, such as Vendor ID, Device ID, and Base Address 0.

Note: Root Privileges are required to execute this command.

#./pcie_ctrlplane 5 1 [Read PCIe Configuration Space]

| Applications Plac | s System 🥱 🍕 🚭 🔰 3:53 PM 🌒 |
|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| | root@localhost:/home/sf2/PCle_App _ DX |
| | inal Tabs Help |
| | e App]# ./pcie ctrlplane |
| iootecocacitose i es | |
| escription: LED Co | ntrol [1], Led Data [0x0-0x000000FF] |
| xample: ./pcie_ctr | Lplane 1 0x000000FF |
| | |
| | RITE [2], Write[1], SRAM Data [0x0-0xFFFFFFF], SRAM Offset[0x0-0x3FFF] |
| <pre>kample: ./pcie_ctr</pre> | lplane 2 1 0x12345678 0x10 |
| occription: SPAM P | EAD [3],Read[0], SRAM Offset[0x0-0x3FFF] |
| xample: ./pcie_ctr | |
| | |
| escription: Dip Sw | Litch Status [4] |
| xample: ./pcie_ctr | Lplane 4 |
| | |
| | evice Info [5], Display PCIe Configuration Space/PCIe Device Detailed Info[1/2] |
| <pre>kample: ./pcie_ctr</pre> | Lptane 5 1 |
| escription: PCTe T | nterrupt Control [6], Enable/(Clear/Disable)[1/0] |
| <pre>scription: rele i kample: ./pcie ctr</pre> | |
| | |
| escription: PCIe I | nterrupt Count [7] |
| xample: ./pcie_ctr | Lplane 7 |
| | |
| | e_App]# ./pcie_ctrlplane 5 1 |
| Name Data | Description |
| .VID 0x11aa | Vendor Id |
| .DID 0x11aa | Device ID |
| .CMD 0x0406 | Command |
| .STS 0x0010 | Status |
| .RID_CLCD 0x0000 | Revision ID & Class Code |
| .SCC 0x00 | Sub Class Code |
| .BCC 0x00 .CALN 0x10 | Base Class Code |
| .CALN 0x10 .LAT 0x00 | Cache Line Size Latency Timer |
| 0.HDR 0x00 | Header Type |
| L.BIST 0x00 | Built-in Self Test |
| 2.BADDR0 0xfe5000 | |
| B.BADDR1 0xfe4f00 | |
| .BADDR2 0x00000 | |
| | |
| .BADDR3 0x000000 | 00 Base Adress 3 |
| 5.BADDR3 0x000000 5.BADDR4 0x000000 | 00 Base Adress 3 00 Base Adress 4 |
| 5.BADDR3 0x00000 5.BADDR4 0x00000 7.BADDR5 0x00000 | 00 Base Adress 3 00 Base Adress 4 00 Base Adr <mark>ess</mark> 5 |
| 5.BADDR3 0x000000 5.BADDR4 0x000000 7.BADDR5 0x000000 3.CIS 0x000000 | 00 Base Adress 3 00 Base Adress 4 00 Base Adress 5 00 CardBus CIS Pointer |
| 5.BADDR3 0x00000 5.BADDR4 0x00000 7.BADDR5 0x00000 8.CIS 0x00000 9.SVID 0x11aa | 00 Base Adress 3 00 Base Adress 4 00 Base Adress 5 00 CardBus CLS Pointer Sub-system Vendor ID |
| J.BADDR3 0x000000 J.BADDR4 0x000000 J.BADDR5 0x000000 J.BADDR5 0x000000 J.CIS 0x000000 J.SVID 0x11aa J.SDID 0x00000 | 00 Base Adress 3 00 Base Adress 4 00 Base Adress 5 00 CardBus CIS Pointer Sub-system Vendor ID Sub-System Device ID |
| 5.BADDR3 0x000000 5.BADDR4 0x000000 7.BADDR5 0x000000 8.CIS 0x000000 9.SVID 0x11aa 0.SDID 0x000000 1.SER0M 0x000000 | 00 Base Adress 3 00 Base Adress 4 00 Base Adress 5 00 CardBus CIS Pointer Sub-system Vendor ID Sub-System Device ID |
| 5.BADDR3 0x00000 5.BADDR4 0x000000 7.BADDR5 0x000000 0.SVID 0x11aa 0.SDID 0x0000 1.EROM 0x00000 0.LEROM 0x00000 0.NEW_CAP 0x50 0.INTLN 0x0b | 90 Base Adress 3 90 Base Adress 4 90 Base Adress 5 90 CardBus CIS Pointer Sub-system Vendor ID Sub-system Device ID 90 Expansion ROM Base Address New Capabilities Pointer Interrupt Line |
| 5.BADDR3 0x00000 5.BADDR4 0x00000 7.BADDR5 0x000000 8.CIS 0x000000 9.SVID 0x100 1.EROM 0x00000 2.NEW_CAP 0x50 3.INT_N 0x00 4.INTPIN 0x01 | 300 Base Adress 3 300 Base Adress 4 300 Base Adress 5 300 CardBus CIS Pointer Sub-system Vendor ID Sub-system Device ID 300 Expansion ROM Base Address New Capabilities Pointer Interrupt Line Interrupt Pin Interrupt Pin |
| 5.BADDR3 0x00000 6.BADDR4 0x00000 7.BADDR5 0x000000 8.CIS 0x000000 9.SVID 0x11aa 0.SDID 0x0000 1.ER0M 0x00000 2.NEW_CAP 0x50 3.INTLN 0x01 5.MINGNT 0x00 | 300 Base Adress 3 300 Base Adress 4 301 Base Adress 5 302 Base Adress 5 303 GardBus CIS Pointer Sub-system Vendor ID Sub-system Device ID 304 Expansion ROM. Base Address New Capabilities Pointer Interrupt Line Interrupt Pin Minimum Required Burst Period |
| 5.BADDR3 0×000005 5.BADDR4 0×000005 7.BADDR5 0×0000005 3.CIS 0×0000005 3.SVID 0×11aa 3.SVID 0×0100 1.EROM 0×0000062 2.NEW_CAP 0×50 3.INTLN 0×01 5.MINGNT 0×00 5.MINGNT 0×00 5.MAXLAT 0×00 | 300 Base Adress 3 300 Base Adress 4 301 Base Adress 5 302 CardBus CIS Pointer Sub-System Device ID Sub-System Device ID Sub-System Device ID Sub-System Device ID 300 Expansion ROM. Base Address New Capabilities Pointer Interrupt Line Interrupt Pin Minimum Required Burst Period Maximum Latency = |
| BADDR3 0x000000 BADDR4 0x000000 BADDR5 0x0000000 SLTS 0x0000000 SVID 0x11aa SDID 0x000000 SVID 0x11aa SLEROM 0x0000000 LEROM 0x0000000 INTVIN 0x00 INTPIN 0x00 MINGNT 0x00 | 300 Base Adress 3 300 Base Adress 4 301 Base Adress 5 302 CardBus CIS Pointer Sub-System Device ID Sub-System Device ID Sub-System Device ID Sub-System Device ID 300 Expansion ROM. Base Address New Capabilities Pointer Interrupt Line Interrupt Pin Minimum Required Burst Period Maximum Latency = |
| i.BADDR3 0x00000 .BADDR4 0x000000 .BADDR5 0x000000 .SUID 0x11aa .SDID 0x000000 .LERM 0x000000 .LENCM 0x000000 .LENCM 0x000000 .LINTLN 0x00 .INTLN 0x00 .MINGNT 0x00 .MAXLAT 0x00 | 300 Base Adress 3 300 Base Adress 4 301 Base Adress 5 302 CardBus CIS Pointer Sub-System Device ID Sub-System Device ID Sub-System Device ID Sub-System Device ID 300 Expansion ROM. Base Address New Capabilities Pointer Interrupt Line Interrupt Pin Minimum Required Burst Period Maximum Latency = |

Figure 85 • Linux Command - PCle Configuration Space Display



SmartFusion2 SoC FPGA - PCIe Control Plane Demo

PCIe Link Speed and Width

Note: Root Privileges are required to execute this command.

#./pcie_ctrlplane 5 2 [Read PCIe Link Speed and Link Width]




Figure 86 • Linux Command - PCle Link Speed and Width






Figure 87 • Linux Command - PCle Link Speed and Width



PCIe Interrupt Control (Enable/Disable) and Interrupt Counter

SmartFusion2 Evaluation Kit enable/disable the MSI interrupts by writing data to its PCIe configuration space.

Interrupt Counter holds the number of MSI interrupts got triggered by pressing the SW3 Push Button.

- #. /pcie_ctrlplane 6 0 [Disable Interrupts]
- #. /pcie_ctrlplane 6 1 [Enable Interrupts]
- #. /pcie ctrlplane 7 [Interrupt Counter Value]




Figure 88 • Linux Command - PCle Interrupt Control

Conclusion

This demo describes how to access the PCIe endpoint features of SmartFusion2, create a simple design, and verify the design using BFM simulation. This demo demonstrates that the Host PC can easily communicate with the SmartFusion2 Evaluation Kit through the provided GUI and Drivers. This demo also provides a Linux PCIe application for accessing PCIe EP device through Linux PCIe Device Driver.



A – List of Changes

The following table lists the critical changes that were made in each revision of the chapter in the user guide.

| Date | Changes | | |
|-------------------------------|-------------------------------------------------------------------------------------------------|--|----|
| Revision 4 (February 2015) | Updated the document for Libero v11.5 software release (SAR 64184). | | |
| Revision 3 (August 2014) | Updated the document for Libero v11.4 software release (SAR 59644). | | |
| Revision 2 (April 2014) | Updated the document for Libero v11.3 software release (SAR 56081). | | |
| Revision 1 (December 2013) | Updated the document for Libero v11.2 software release (SAR 52109) (SAR 52909) and (SAR 50779). | | NA |
| Revision 0 (June 2013) | Initial Release | | NA |



B – **Product Support**

Microsemi SoC Products Group backs its products with various support services, including Customer Service, Customer Technical Support Center, a website, electronic mail, and worldwide sales offices. This appendix contains information about contacting Microsemi SoC Products Group and using these support services.

Customer Service

Contact Customer Service for non-technical product support, such as product pricing, product upgrades, update information, order status, and authorization.

From North America, call 800.262.1060 From the rest of the world, call 650.318.4460 Fax, from anywhere in the world, 408.643.6913

Customer Technical Support Center

Microsemi SoC Products Group staffs its Customer Technical Support Center with highly skilled engineers who can help answer your hardware, software, and design questions about Microsemi SoC Products. The Customer Technical Support Center spends a great deal of time creating application notes, answers to common design cycle questions, documentation of known issues, and various FAQs. So, before you contact us, please visit our online resources. It is very likely we have already answered your questions.

Technical Support

For Microsemi SoC Products Support, visit http://www.microsemi.com/products/fpga-soc/designsupport/fpga-soc-support.

Website

You can browse a variety of technical and non-technical information on the SoC home page, at www.microsemi.com/soc.

Contacting the Customer Technical Support Center

Highly skilled engineers staff the Technical Support Center. The Technical Support Center can be contacted by email or through the Microsemi SoC Products Group website.

Email

You can communicate your technical questions to our email address and receive answers back by email, fax, or phone. Also, if you have design problems, you can email your design files to receive assistance. We constantly monitor the email account throughout the day. When sending your request to us, please be sure to include your full name, company name, and your contact information for efficient processing of your request.

The technical support email address is soc_tech@microsemi.com.

My Cases

Microsemi SoC Products Group customers may submit and track technical cases online by going to My Cases.

Outside the U.S.

Customers needing assistance outside the US time zones can either contact technical support via email (soc_tech@microsemi.com) or contact a local sales office. Sales office listings can be found at www.microsemi.com/soc/company/contact/default.aspx.

ITAR Technical Support

For technical support on RH and RT FPGAs that are regulated by International Traffic in Arms Regulations (ITAR), contact us via soc_tech_itar@microsemi.com. Alternatively, within My Cases, select **Yes** in the ITAR drop-down list. For a complete list of ITAR-regulated Microsemi FPGAs, visit the ITAR web page.



Microsemi Corporate Headquarters One Enterprise, Aliso Viejo, CA 92656 USA

Within the USA: +1 (800) 713-4113 Outside the USA: +1 (949) 380-6100 Sales: +1 (949) 380-6136 Fax: +1 (949) 215-4996

E-mail: sales.support@microsemi.com

© 2015 Microsemi Corporation. All rights reserved. Microsemi and the Microsemi logo are trademarks of Microsemi Corporation. All other trademarks and service marks are the property of their respective owners.

Microsemi Corporation (Nasdaq: MSCC) offers a comprehensive portfolio of semiconductor and system solutions for communications, defense & security, aerospace and industrial markets. Products include high-performance and radiation-hardened analog mixed-signal integrated circuits, FPGAs, SoCs and ASICs; power management products; timing and synchronization devices and precise time solutions, setting the world's standard for time; voice processing devices; RF solutions; discrete components; security technologies and scalable anti-tamper products; Power-over-Ethernet ICs and midspans; as well as custom design capabilities and services. Microsemi is headquartered in Aliso Viejo, Calif., and has approximately 3,400 employees globally. Learn more at **www.microsemi.com**.

Microsemi makes no warranty, representation, or guarantee regarding the information contained herein or the suitability of its products and services for any particular purpose, nor does Microsemi assume any liability whatsoever arising out of the application or use of any product or circuit. The products sold hereunder and any other products sold by Microsemi have been subject to limited testing and should not be used in conjunction with mission-critical equipment or applications. Any performance specifications are believed to be reliable but are not verified, and Buyer must conduct and complete all performance and other testing of the products, alone and together with, or installed in, any end-products. Buyer shall not rely on any data and performance specifications or parameters provided by Microsemi. It is the Buyer's responsibility to independently determine suitability of any products and to test and verify the same. The information provided by Microsemi hereunder is provided "as is, where is" and with all faults, and the entire risk associated with such information is entirely with the Buyer. Microsemi does not grant, explicitly or implicitly, to any party any patent rights, licenses, or any other IP rights, whether with regard to such information itself or anything described by such information. Information provided in this document is proprietary to Microsemi, and Microsemi reserves the right to make any changes to the information in this document or to any products and services at any time without notice.