# Core System Services Lab - How to Use

**Revision 4.0** 

February 2016





## **Table of Contents**

Introduction	3
Design Description	4
Components Used	
Software Requirements	
System Requirements	
Hardware Requirements  Preparing for the Lab	
Step 1 – Creating the Design	6
Launching Libero SoC	6
Creating the Top-Level in the Canvas	24
Step 2 – Importing a Physical Constraint File	28
Step 3 – Synthesis and Layout	30
Step 4 – Programming	33
Running the Application	37
Conclusion	39
List of Changes	40
Product Support	41
Customer Service	41
Customer Technical Support Center	41
Technical Support	41
Website	41
Contacting the Customer Technical Support Center	41
Email	41
My Cases	
Outside the U.S.	
ITAR Technical Support	42



## Introduction

SmartFusion<sup>®</sup>2 and IGLOO2<sup>®</sup> field programmable gate array (FPGA) devices have many new security features compared to previous Microsemi or competitive FPGA offerings. From supply chain assurances to enhanced protection of the valuable intellectual property, SmartFusion2 and IGLOO2 FPGA are loaded with unique features, making advanced cryptographic applications easier. SmartFusion2 and IGLOO2 FPGAs add many unique design and data security features and use new models to the PLD industry. The system controller block in the SmartFusion2 and IGLOO2 device manages programming of the device and also handles system service requests to allow design and data security. The system controller serves as the base on which the system services are made available with the SmartFusion2 and IGLOO2 FPGAs. The following are the list of various system services:

- Device and design information services
- Flash\*Freeze services
- Cryptographic services
- Differential power analysis (DPA)-resistant key tree services
- Non-deterministic random bit generator services
- Zeroization service
- Programming services

The system ervices block can be accessed through the communication block (COMM\_BLK). There are two COMM\_BLK instances: one in the microcontroler subsystem (MSS) or high-performance memory subsystem (HPMS) that the user interfaces with and one that communicates with the first one that is located in the system controller.

The COMM\_BLK consists of an advanced peripheral bus (APB) interface, eight byte transmit FIFO, and an eight byte receive FIFO. The COMM\_BLK provides a bidirectional message passing facility between the MSS/HPMS and the system controller. The system services are initiated by the user using the COMM\_BLK in MSS/HPMS, which can be read or written by any master on the advanced high-performance bus (AHB) matrix; typically either the Cortex<sup>TM</sup>-M3 (in SmartFusion2) or a design in the FPGA fabric (in SmartFusion2/IGLOO2).

The system controller receives the command through the COMM\_BLK in the system controller. The system controller then uses the SII Master, a bus master controlled by the system controller, to get the additional details and options at an address supplied in the original COMM\_BLK command, pointing where this structured data is stored in memory by the user prior to invoking the command. The system services output bytes returned to the user by the system controller is written to a memory address specified in this data structure. Upon completion of the requested service, the system controller returns a status message through the COMM\_BLK.



## **Design Description**

The design consists HPMS, on-chip 50 MHz RC oscillator, Fabric clock conditioning circuitry (CCC), CoreSysServices IP, CoreRESETP, CoreABC, CoreUART\_apb, SysServices State Control block, and APB data block. Figure 1 shows the block diagram of the design.

The 50 MHz RC oscillator is used as a main clock. It is used with CCC to provide 100 MHz reference clock to the HPMS. This 100 MHz clock is also used as the main clock for the fabric blocks. The HPMS is configured to use CoreRESETP to generate the reset signals for all the blocks.

The CoreSysServices IP is configured to use only the NRBG. It sends various NRBG commands to the system controller through COMM\_BLK in the HPMS. The Sysservice state control logic, controls the sequence of the system service command and capture of the NRBG data from the CoreSysservice. The UART Controller sends the data from the Sysservice state control logic to the HyperTerminal. The APB data block, inside the UART Controller block, also converts the NRBG Hex data to ASCII Hex data to display the NRBG data in the correct format to the HyperTerminal. The CoreABC program controls initiating the SysService Controller Block from the HyperTerminal and displaying the data through CoreUARTapb. The Fabric logic also consists of a counter block (not shown in Figure 1) to display counter value through LEDs that display the design is up and running.




Figure 1 Block Diagram of the Design

#### **Components Used**

This tutorial uses the following SmartFusion2 devices:

- SmartFusion2 FPGA fabric
- On-chip 25/50 MHz RC oscillator
- Fabric CCC.



#### **Software Requirements**

- Libero<sup>®</sup> System-on-Chip (SoC) v11.7 SP1 for viewing design files
- FlashPro programming software (v11.7 SP1)
- USB to serial drivers

#### **System Requirements**

Any 64-bit Windows operating system

#### **Hardware Requirements**

- SmartFusion2 Development Kit, Rev C that has:
  - FlashPro4 programmer
  - USB A- to Mini-B cable
  - 12 V adapter
- USB-RS232 Serial adapter or RS232 cable

#### **Preparing for the Lab**

The demo design files are available for download from the following path in the Microsemi website: http://soc.microsemi.com/download/rsc/?f=m2s\_tu0503\_core\_sys\_svc\_liberov11p7\_df



## **Step 1: Creating the Design**

In this step create the fabric design using the system builder, SmartDesign and with the supplied source files. The source files are provided in the C:\Coresyssvc\_lab\Source\_files folder.

#### Launching Libero SoC

The following steps describe how to launch Libero SoC:

- Click Start > Programs > Microsemi Libero SoC v11.7 > Libero SoC v11.7, or click the shortcut on your desktop to open the Libero 11.7 Project Manager.
- Create a new project by selecting New on the Start Page tab (as shown in Figure 2), or by clicking Project > New Project from the Libero SoC menu. This opens the New Project dialog box.



Figure 2 Libero SoC Project Manager



3. Enter the following information in the **New Project** dialog box.

Project Name: Sysservice\_NRBG
 Project Location: C:\Actelprj\
 Preferred HDL type: Verilog

• Family: IGLOO2

Die: M2GL010TSPackage: 484 FBGA

• **Speed**: -1

• Core Voltage: 1.2

Range: IND

• Use Design Tool: checked (as shown in Figure 3)




Figure 3 Libero SoC New Project Parameters

4. Click **OK** to close the new Project dialog box.



5. Enter my hpms as the name of the system in the System Builder dialog box, as shown in Figure 4.




Figure 4 System Builder Name Dialog Box

- 6. Click OK. This opens the System Builder Device Features.
- In the System Builder Device Features tab, select the HPMS System Services check box under System Services, as shown in Figure 5.




Figure 5 System Builder – Device Features

Note: The IGLOO2 HPMS system builder offers a variety of services including Random Number Generation, Encryption, and Flash\*Freeze. To access these services through the HPMS, check the HPMS System Services checkbox in the System Builder – Device Features page. This action exposes a Fabric Master port on the System Builder generated block.



8. Click Next. This opens the System Builder - Peripherals tab as shown in Figure 6. Use the default settings.




Figure 6 System Builder - Peripherals



Click Next. This opens the System Builder – Clocks tab, select On-chip 25/50 Mhz RC Oscillator as the System clock and FIC\_0\_CLK = HPMS/1= 100Mhz, as shown in Figure 7.




Figure 7 System Builder - Clocks

- 10. Click Next. This opens the System Builder HPMS Options tab. Accept the default settings.
- 11. Click Next. This opens the System Builder SECDED tab. Accept the default settings.
- 12. Click Next. This opens the System Builder Security tab. Accept the default settings.
- 13. Click **Next**. This opens the **System Builder Memory Map** tab. Accept the default settings.



14. **System Builder** generates the memory, as shown in Figure 8. Verify the memory map settings and click **Finish** to generate the System Builder blocks.




Figure 8 System Builder – Memory Map



The System Builder block my\_hpms is added to the SmartDesign Canvas as **my\_hpms\_top**, as shown in Figure 9.




Figure 9 System Builder Block in the SmartDesign Canvas

15. Select **The Master BIF** on **my\_hpms\_top block** (mirroredMaster port M on my\_hpms\_top block), right-click and select **Promote to Top Level** to promote the signal to top-level, as shown in Figure 10.




Figure 10 Promoting Ports to the Top Level in SmartDesign



16. Promote the other ports on my\_hpms\_top block to top-level, as shown in Figure 11.



Figure 11 my\_hpms\_0 block in the SmartDesign With All Ports Connected

17. Click **File > Save my\_hpms\_top** to save my\_hpms\_top smartdesign block, as shown in Figure 12.




Figure 12 Saving my\_hpms\_top SmartDesign Block

18. Click **SmartDesign** > **Generate Component** or select **Generate Component** to generate the my\_hpms\_top block, as shown in Figure 13.




Figure 13 Generating my\_hpms\_top SmartDesign Block



After generating the design, end up with two new components in your Design Hierarchy. There is a my\_hpms\_top, which is a SmartDesign that instantiates system builder generated component my\_hpms. The my\_hpms\_top is a regular SmartDesign that contains an instance of system builder. Double-click the my\_hpms\_top component in Design Hierarchy to reconfigure the system builder, if needed.

Use several rtl source files in this tutorial. Next, import those source files.

19. Go to the **Files** tab, right-click on the **hdl** and select **Import Files** to open the Import files dialog box, or **File>Import > HDL Source Files**, as shown in Figure 14.




Figure 14 Importing HDL Source Files in the Libero SoC

20. Browse to C:\ Coresyssvc\_lab\ Source\_files\_blocks\hdl folder and import all four source files:

APB\_register\_blk.v, Count28.v, Hex\_to\_ascii.v, and NRBG\_sysservice\_state.v files, as shown in Figure 15.



Figure 15 Import Files Dialog Box



After successful import, the files appear in the **hdl** folder and also in the Design Hierarchy tab, as shown in Figure 16.




Figure 16 Design Hierarchy Tab Showing the Source hdl Files

Next, create a block that instantiates CoreSysServices (configuring CoreSysServices for the NRBG service).

21. Move to the Design Hierarchy tab and click **Create SmartDesign** in the **Design Flow** window to create a new SmartDesign block, as shown in Figure 17.




Figure 17 System Builder Block in the SmartDesign Canvas



22. This opens the new SmartDesign dialog box. Enter syssvc\_blk as the name, as shown in Figure 18.




Figure 18 Create a New SmartDesign

The SmartDesign canvas opens. Add CoreSysServices to design the canvas, as shown in Figure 19.

23. Go to the Catalog tab and expand Peripherals in the IP catalog.




Figure 19 Create a New SmartDesign Dialog Box

- 24. Drag an instance of the CoreSysServices v3.1.101 component into the SmartDesign canvas. SmartDesign uses the CORESYSSERVICES \_0 instance name.
- 25. Double-click the CoreSysServices \_0 component in the SmartDesign canvas to open the CoreSysServices Configurator.
- 26. Select the NRBG under the Data Security Services and enter the following settings:

•	Pointer to instantiate structure:	0x20001000
•	Pointer to RBG personalization string in MSS address space:	0x20002000
•	Pointer to DRBG generate structure:	0x20003000
•	Pointer to buffer to receive generated random data:	0x20004000
•	Pointer to DRBGINSTANTIATE structure:	0x20005000
•	Pointer to additional input data:	0x20006000






Figure 20 Configuring CoreSysServices IP for the NRBG Services

The pointer address points to various locations in the eSRAM, CoreSystemServices, and COMM\_BLK. Use these locations to transfer data during various NRBG services operation.

27. Click **OK** to close the CoreSysServices.



28. Drag **my\_sysservice\_state** instance from the Design Hierarchy tab to the SmartDesign canvas. SmartDesign adds **my\_sysservice\_state** and use my\_sysservice\_state\_0 as the instance name, as shown in Figure 21.




Figure 21 Adding NRBG State Machine Code in the SmartDesign Canvas



- 29. Next, connect the signals between CORESYSSERVICES \_0 and my\_sysservice\_state \_0. There are several ways to connect signals in the SmartDesign.
  - Select SmartDesign > Connection mode, enter Connection Mode, and click and drag from one pin to another.
  - Select the two signals you want to connect using the CTRL key, then right-click and select **Connect** to connect them, as shown in Figure 22.




Figure 22 Connecting Ports Between CoreSysServices\_0 and my\_sysservice\_state\_0



30. Connect the following signal between **CORESYSSERVICES \_0** and **my\_sysservice\_state \_0 block**, as shown in Table 1.

Table 1 Signal Connection with the Smart Design Block

CoreSysServices_0	my_sysservice_state
SERV_BUSY	SERV_BUSY
SERV_DATA_WRDY	SERV_DATA_WRDY
SERV_DATA_RVALID	SERV_DATA_RVALID
SERV_DATA_R[31:0]	SERV_DATA_R[31:0]
SERV_STATUS_RESP[7:0]	SERV_STATUS_RESP[7:0]
SERV_STATUS_VALID	SERV_STATUS_VALID
SERV_DATA_W[31:0]	SERV_DATA_W[31:0]
SERV_DATA_WVALID	SERV_DATA_WVALID
SERV_ENABLE_REQ	SERV_ENABLE_REQ
SERV_CMDBYTE_REQ	SERV_CMDBYTE_REQ
SERV_NRBG_LENGTH	SERV_NRBG_LENGTH
SERV_NRBG_HANDLE	SERV_NRBG_HANDLE
SERV_NRBG_ADDLENGTH	SERV_NRBG_ADDLENGTH
SERV_NRBG_PRREQ	SERV_NRBG_PRREQ




Figure 23 Port Connected Between CORESYSSERVICES \_0 and my\_sysservice\_state \_0 Blocks

31. Promote RESETn, START, CLK, SELF\_TEST\_SERVICE, INSTANTIATE\_SERVICE, GENERATE\_SERVICE, NRBG\_SVC\_DONE, NRBG\_HANDLE[7:0], NRBG\_DATA[31:0], and fsm port from my\_sysservice\_state\_0 to the top-level, as shown in Figure 24.



- 32. Promote COMM\_BLK\_INT and AHBL\_MASTER interface (M) to top-level, as shown in Figure 24.
- 33. Connect the following ports between my\_sysservice\_state and CoreSysServices\_0 as shown in Table 2.

Table 2 Port Connections

my_sysservice_state	CoreSysServices_0	
CLK	CLK and HCLK	
RESETn	RESETN and HRESETN	

Figure 24 shows the final syssvc\_blk.




Figure 24 syssvc\_blk Block in the SmartDesign

- 34. Select the Generate Component icon ( a) to generate syssvc\_blk.
- 35. Select File > Close syssvc\_blk to close the syssvc\_blk design canvas.

Next, import the UART\_top SmartDesign block. This block converts the NRBG\_DATA (Hex value) to ascii hex value and then sends it to the HyperTerminal.



36. Go to the **Files** tab and select **Component > Import Files** and this opens the File Import dialog box, as shown in Figure 25.




Figure 25 Importing the Components File in the Libero SoC

- 37. Ensure the File name drop-down is selected as Components (\*.cxf) in the Import Files dialog box.
- 38. Browse to C:\ Coresyssvc\_lab\ Source\_files\_blocks\UART\_top folder and select UART\_top.cxf. Click Open to import UART\_top SmartDesign block, as shown in Figure 26.




Figure 26 Importing the Files Component Dialog Box

Ignore any warning or error message in the Libero SoC during import. Regenerate the UART\_top to update all the components used in UART\_top.



39. Select **UART\_top** in the Design Hierarchy tab. Right-click and select **Generate Component** to generate the UART\_top block, as shown in Figure 27.




Figure 27 Generating the Component in the Libero SoC

- 40. Open the UART\_top block and see the following components:
  - CoreABC\_0: Initiate the system service by sending START\_sysservice signal and the type of service through GENERATE\_SERVICE, INSTANTIATE\_SERVICE, and SELF\_TEST\_SERVICE ports. It also captures the system service output from APB\_register\_blk\_0 and sends it to the CoreUARTapb\_0 block.
  - APB\_register\_blk\_0: Capture the NRBG data and convert the regular Hex to ascii Hex.
  - **CoreUARTapb\_0**: Interact with the HyperTerminal. The UART block is configured with the following settings: baud rate 57600, data 8-bit, and parity none, as shown in Figure 28.




Figure 28 UART\_top Block in the SmartDesign Canvas

Next, create the top-level block and connect the three sub-blocks in the SmartDesign canvas to complete the design. As mentioned, the SmartDesign in the Libero SoC has a connection mode that supports click, drag and release to make connections.



#### **Creating the Top-Level in the Canvas**

The following steps describe how to create the top-level in the canvas:

1. Double-click **Create SmartDesign** in the **Design Flow** tab, the **Create New SmartDesign** dialog box opens, as shown in Figure 29.




Figure 29 Creating New SmartDesign in the Libero SoC

2. Enter Top as the Name and click OK to open the SmartDesign canvas, as shown in Figure 30.




Figure 30 Create New SmartDesign Dialog Box



 Drag an instance of the UART\_top, syssvc\_blk, my\_hpms\_top, and counter28 components into the SmartDesign canvas, as shown in Figure 31.




Figure 31 SmartDesign Canvas After Adding the Components

- 4. Next, connect the components in the SmartDesign canvas to complete the design.
  - Tip: Expand the canvas area by selecting **View > Maximize Work Area**, or click the icon on the tool bar ( ). Also, expand all the BUS signals.



5. Connect the various signals between the block, as shown in Table 3.

Table 3 Connection Signals with the Block

my_hpms_top_0	syssvc_blk_0	UART_top_0	counter28_0
INIT_DONE	RESETn	NSYSRESET	nreset
FIC_0_CLK	CLK	PCLK	clk
COMM_BLK_INT	COMM_BLK_INT	-	-
	START	START_sysservice	-
HPMS_FIC_0_SYS_SERVI CES_MASTER	AHBL_MASTER	_	-
CES_MASTER	NRBG_DATA[31:0]	NRBG_DATA[31:0]	-
	NRBG_HANDLE[7:0]	NRBG_HANDLE[7:0]	-
	NRBG_SVC_DONE	NRBG_SVC_DONE	-
	GENERATE_SERVICE	GENERATE_SERVICE	-
	INSTANTIATE_SERVICE	INSTANTIATE_SERVICE	-
	SELF_TEST_SERVICE	SELF_TEST_SERVICE	-

6. Tie **FAB\_RESET\_N** to **high**. To tie a signal to high, select the signal, right-click and select **Tie High**, as shown in Figure 32.




Figure 32 Tie Signal to the Top Using SmartDesign

7. Promote **TX** and **RX** ports on UART\_apb\_0, **cntout[27:24]** port on counter28\_0, and **fsm[3:0]** on syssvc\_blk\_0 to the top-level.



8. After making all the connections listed, top-level Smart Design canvas TOP appears, as shown in Figure 33.

Drag the components or use the SmartDesign Auto Arrange feature to improve the appearance of the canvas.




Figure 33 Tie Signal to the Top Using SmartDesign

- 9. Ensure Top is set as the root in the Design Hierarchy. If it is not set as the root, select Top block in the Design Hierarchy, right-click and select **Set As Root**.
- 10. Save the design (File > Save Top).
- 11. Generate the design by clicking **SmartDesign > Generate Component** or by clicking the Generate Component icon on the SmartDesign toolbar (
- 12. Restore the work area (View > Restore Work Area), if you expanded the work area earlier.
- 13. Confirm that the message Top was successfully generated appears in the Libero Log window.
- 14. Close the design (File > Close Top).



## **Step 2: Importing a Physical Constraint File**

In this step use a Physical Constraint file to make pin assignments and I/O attribute assignments for the layout. There are multiple ways to make I/O assignments. In this section, import a PDC file that is provided to make the I/O attribute and pin assignments.

 Expand Create Constraints in the Design Flow window. Right-click I/O Constraints and select Import Files, as shown in Figure 34.




Figure 34 Importing the PDC Constraint File

- 2. Enter the following information in the **Import Files** dialog box, then click **Open**:
  - Look in: C:\Actelprj\Coresyssvc\_lab\Source\_files\_blocks\constraint
  - File name: Top.pdc
  - Files of type: Physical Design Constraint Files (\*.pdc)
- 3. Click Yes in Information window, as shown in Figure 35.




Figure 35 Information Window After Importing the PDC Constraint File



4. The file is visible under I/O Constraints and Create Constraints, as shown in Figure 36.




Figure 36 PDC Constraint File in the Libero SoC Project

5. Right-click on **constraint\io\Top.pdc** and select **Use for Compile** to use the file for Compile, as shown in Figure 37.




Figure 37 Applying the Imported PDC File for Compile Operation

6. Double-click the PDC file name on the Files tab to open it in the Libero SoC editor. Scroll in the file to become familiar with the syntax.

A description of the Designer PDC constraints is available in the Libero SoC Help (Help > Implement Design > Constrain Place and Route > Assigning Design Constraints > Design Constraints Guide > Constraints by File Format > PDC Command Reference).



## Step 3: Synthesis and Layout

In this step use the push-button flow to synthesize the design with Synplify Pro, run layout, and generate the programming file.

1. Click the **Generate Bitstream** icon in the **Data Flow** window (as shown in Figure 38) or select **Design > Generate Fabric Programming Data** to synthesize the design, run compile and layout using the I/O constraints that are created and generate the programming file.




Figure 38 Generate Icon



The design implementation tools run in the batch mode. Successful completion of a design step is indicated by a green check mark next to the **Implement Design in the Design Flow** window, as shown in Figure 39.




Figure 39 Successful Completion of a Design Implementation



The Reports tab displays reports for the tools used to implement the design, as shown in Figure 40.




Figure 40 Reports Tab After Implementing the Design

2.	Select the Compile report (Top_compile.xml) under Compile on the Reports tab to view the resource usage
	Record the number of sequential and combinatorial cells used in the design below.

Combinatorial cells (COMB)	
Seguential cells (SEQ)	



## **Step 4: Programming**

In this step run FlashPro in batch mode to program the M2GL010TS device in the IGLOO2 Evaluation Kit board.




Figure 41 IGLOO2 Evaluation Kit Board

1. Prior to programming and powering up the IGLOO2 Evaluation Kit board, confirm that the jumpers are positioned, as shown in Table 4.

**Table 4** Jumper Positions

Jumper	Location	Setting
J3	Above the On/Off Switch	1-2 installed
J8	Below the JTAG Programming Header (J5)	1-2 installed

- Plug the FlashPro5 ribbon cable into connector J5 (JTAG Programming Header) on the IGLOO2 Evaluation Kit board.
- 3. Connect the mini USB cable between the FlashPro4 and the USB port of your PC.
- 4. Install the **FlashPro5 drivers**, if prompted. The drivers are located in the <FlashPro Installation Directory>\Drivers folder.



5. Expand Program Design in the **Design Flow** window. Right-click **Run Programming Action** and select **Run** to start programming, as shown in Figure 42.




Figure 42 Launching Programming Software From the Design Flow Window

6. FlashPro runs in the batch mode and programs the device. Programming messages is visible in the **Libero SoC log** window (the programmer number differs).

**CAUTION**: Do not interrupt the programming sequence; it may damage the device or the programmer.



The following message, shown in **Figure 43**, must be visible in the Reports view under Program Device when the device is programmed successfully (programmer number differs).

programmer '82427': device 'M2GL010T': Executing action PROGRAM PASSED.




Figure 43 Programming Messages in the Libero SoC Log



A green check mark appears next to the **Program Design** and Program Device in the **Design Flow** window, to indicate programming is completed successfully, as shown in Figure 44.




Figure 44 Design Flow After Programming

7. Close the Libero SoC (Project > Exit window).



## **Running the Application**

The following steps describe how to run the application:

- Connect one end of the USB mini-B cable to the J18 connector provided on the IGLOO2 Evaluation Kit board.
   Connect the other end of the USB cable to the host PC.
  - Ensure that the USB to UART bridge drivers are automatically detected which can be verified in the Device Manager, as shown in Figure 45. If the USB to UART bridge drivers are not installed, download and install the drivers from: http://www.microsemi.com/soc/documents/CDM\_2.08.24\_WHQL\_Certified.zip.
- 2. From the detected four COM ports, select the one with Location on its properties window as on **USB Serial Converter D**. Note the COM port number for the serial port configuration.




Figure 45 USB to UART Bridge Drivers



3. Connect the HyperTerminal, select the right COMM port, then select the following settings, as shown in Figure 46.

• Bits per second: 57600

Data bits: 8Parity: NoneStop bits: 1

• Flow control: None




Figure 46 Design Flow Window After Programming

If you do not have a HyperTerminal installed, copy the HyperTerminal folder to local pc from **Coresyssvc\_lab\Source\_files\_blocks** and double-click hypertrm.exe to launch it.

4. Cycle the power on the board. This is not needed if the HyperTerminal program is running before programming operation is done.



5. Enter 1 to start the DRBG generation. The DRBG value is displayed in the HyperTerminal. Enter 2 to run a self test on the NRBG block in the system controller, as shown in Figure 47.




Figure 47 HyperTerminal GUI Shows the NRBG Generation

6. When finished, remove power from the board.

#### Conclusion

This tutorial shows how to use CoreSysServices for Non-deterministic random bit generator services in an IGLOO2 design. The design displays the non-deterministic random number generator service (NRBG) values in the HyperTerminal and also describes the following:

- Creating an IGLOO2 design in the Libero SoC
- Using the System Builder to configure HPMS for the System Service
- Using CoreSysServices soft IP for the IGLOO2 design
- Using CoreUART with CoreABC to transfer Hex data to the HyperTerminal
- Using the IGLOO2 Eval-Kit and displaying the NRBG values in the HyperTerminal.



## **List of Changes**

The following table shows important changes made in this document for each revision.

Revision	Changes	Page
Revision 4 (January 2016)	Updated the document for Libero v11.7 software release (SAR 75639).	N/A
Revision 3 (October 2014)	No history available on the updates.	N/A



## **Product Support**

Microsemi SoC Products Group backs its products with various support services, including Customer Service, Customer Technical Support Center, a website, electronic mail, and worldwide sales offices. This appendix contains information about contacting Microsemi SoC Products Group and using these support services.

#### **Customer Service**

Contact Customer Service for non-technical product support, such as product pricing, product upgrades, update information, order status, and authorization.

From North America, call **800.262.1060**From the rest of the world, call **650.318.4460**Fax, from anywhere in the world **650. 318.8044** 

## **Customer Technical Support Center**

Microsemi SoC Products Group staffs its Customer Technical Support Center with highly skilled engineers who can help answer your hardware, software, and design questions about Microsemi SoC Products. The Customer Technical Support Center spends a great deal of time creating application notes, answers to common design cycle questions, documentation of known issues and various FAQs. So, before you contact us, please visit our online resources. It is very likely we have already answered your questions.

## **Technical Support**

For Microsemi SoC Products Support, visit http://www.microsemi.com/products/fpga-soc/design-support/fpga-soc-support.

#### Website

You can browse a variety of technical and non-technical information on the Microsemi SoC Products Group home page, at http://www.microsemi.com/products/fpga-soc/fpga-and-soc.

## **Contacting the Customer Technical Support Center**

Highly skilled engineers staff the Technical Support Center. The Technical Support Center can be contacted by email or through the Microsemi SoC Products Group website.

#### **Email**

You can communicate your technical questions to our email address and receive answers back by email, fax, or phone. Also, if you have design problems, you can email your design files to receive assistance. We constantly monitor the email account throughout the day. When sending your request to us, please be sure to include your full name, company name, and your contact information for efficient processing of your request.

The technical support email address is soc\_tech@microsemi.com.

#### **My Cases**

Microsemi SoC Products Group customers may submit and track technical cases online by going to My Cases.



#### Outside the U.S.

Customers needing assistance outside the US time zones can either contact technical support via email (soc\_tech@microsemi.com) or contact a local sales office. Visit About Us for sales office listings and corporate contacts.

## **ITAR Technical Support**

For technical support on RH and RT FPGAs that are regulated by International Traffic in Arms Regulations (ITAR), contact us via soc\_tech@microsemi.com. Alternatively, within My Cases, select Yes in the ITAR drop-down list. For a complete list of ITAR-regulated Microsemi FPGAs, visit the ITAR web page.



**Microsemi Corporate Headquarters** One Enterprise, Aliso Viejo, CA 92656 USA

Within the USA: +1 (800) 713-4113 Outside the USA: +1 (949) 380-6100 Sales: +1 (949) 380-6136 Fax: +1 (949) 215-4996

E-mail: sales.support@microsemi.com

© 2016 Microsemi Corporation. All rights reserved. Microsemi and the Microsemi logo are trademarks of Microsemi Corporation. All other trademarks and service marks are the property of their respective owners.

Microsemi Corporation (Nasdaq: MSCC) offers a comprehensive portfolio of semiconductor and system solutions for communications, defense & security, aerospace and industrial markets. Products include high-performance and radiation-hardened analog mixed-signal integrated circuits, FPGAs, SoCs and ASICs; power management products; timing and synchronization devices and precise time solutions, setting the world's standard for time; voice processing devices; RF solutions; discrete components; Enterprise Storage and Communication solutions, security technologies and scalable anti-tamper products; Ethernet solutions; Power-over-Ethernet ICs and midspans; as well as custom design capabilities and services. Microsemi is headquartered in Aliso Viejo, Calif., and has approximately 4,800 employees globally. Learn more at www.microsemi.com.

Microsemi makes no warranty, representation, or guarantee regarding the information contained herein or the suitability of its products and services for any particular purpose, nor does Microsemi assume any liability whatsoever arising out of the application or use of any product or circuit. The products sold hereunder and any other products sold by Microsemi have been subject to limited testing and should not be used in conjunction with mission-critical equipment or applications. Any performance specifications are believed to be reliable but are not verified, and Buyer must conduct and complete all performance and other testing of the products, alone and together with, or installed in, any end-products. Buyer shall not rely on any data and performance specifications or parameters provided by Microsemi. It is the Buyer's responsibility to independently determine suitability of any products and to test and verify the same. The information provided by Microsemi hereunder is provided "as is, where is" and with all faults, and the entire risk associated with such information is entirely with the Buyer. Microsemi does not grant, explicitly or implicitly, to any party any patent rights, licenses, or any other IP rights, whether with regard to such information itself or anything described by such information. Information provided in this document is proprietary to Microsemi, and Microsemi reserves the right to make any changes to the information in this document or to any products and services at any time without notice.