

Libero® SoC v2022.3

RTG4[™] DDR Memory Controller Initialization User Guide

Introduction

The RTG4[™] FPGA has two DDR memory controller blocks located on the East and West side of the chip identified as:

- East Fabric External Memory DDR (FDDR)
- West FDDR

The DDR controllers control off-chip DDR memories. To fully configure the RTG4 DDR memory controller, you must:

- Use the RTG4 DDR Memory Controller Configurator to configure the DDR controller, select its datapath bus interface (AXI or AHB), and then select the DDR clock frequency and the fabric datapath clock frequency.
- 2. Set the register values for the DDR controller registers to match your external DDR memory characteristics.
- 3. Instantiate the DDR controller as part of a user application and make datapath connections.
- 4. Connect the DDR controller's APB configuration interface as defined by the Peripheral Initialization solution.


Table of Contents

Intr	oducti	on	1
1.	Fabr	ic External Memory DDR Controller Configurator	3
	1.1.	Memory Settings	3
	1.2.	Fabric Interface Settings	3
2.	FDD	R Controller Configuration	6
	2.1.	Fabric DDR Control Registers	6
	2.2.	Importing DDR Configuration Files	7
	2.3.	Exporting DDR Configuration Files	8
	2.4.	Initialization	9
3.	Port	Description	10
	3.1.	FDDR Core Ports	10
	3.2.	Interrupt Ports	10
	3.3.	APB3 Configuration Interface	10
	3.4.	DDR PHY Interface	11
	3.5.	AXI Bus Interface	12
	3.6.	AHB0 Bus Interface	13
	3.7.	AHB1 Bus Interface	14
4.	Revi	sion History	16
Mic	rochip	FPGA Support	17
Mic	rochip	Information	17
	The I	Microchip Website	17
	Prod	uct Change Notification Service	17
	Customer Support		17
	Microchip Devices Code Protection Feature		17
	Legal Notice		18
	Trad	emarks	18
	Qual	ity Management System	19
	Worl	dwide Sales and Service	20

1. Fabric External Memory DDR Controller Configurator

The FDDR Configurator is used to configure the overall datapath and the external DDR memory parameters for the Fabric DDR Controller.

Figure 1-1. FDDR Configurator Overview



1.1 **Memory Settings**

Use Memory Settings to configure your memory options in the MDDR.

- Memory Type: LPDDR, DDR2, or DDR3
- Data Width: 32-bit, 16-bit, or 8-bit
- Clock Frequency: Any value (Decimal/Fractional) in the range of 20 to 333 MHz
- SECDED Enabled ECC: ON or OFF

Single Error Correction Double Error Detection (SECDED) ECC feature of DDR/LPDDR.

1.2 **Fabric Interface Settings**

FPGA Fabric Interface


This is the data interface between the FDDR and the FPGA design. As FDDR is a memory controller, it is target on an AXI or AHB bus. The Initiator of the bus initiates bus transactions, which are in turn interpreted by FDDR as memory transactions and communicated to the off-chip DDR Memory. FDDR fabric interface options are:

- Using an AXI Interface: One Initiator accesses the FDDR through a 64-bit AXI interface.
- Using a Single AHB Interface: One Initiator accesses the FDDR through a single 32-bit AHB interface.
- Using Two AHB Interfaces: Two masters can access the FDDR using two 32-bit AHB interfaces.

FPGA CLOCK Divisor

Specifies the frequency ratio between the DDR controller clock (CLK_FDDR) and the clock controlling the fabric interface (CLK_FIC64). The CLK_FIC64 frequency must be equal to that of the AHB/AXI subsystem that is connected to the FDDR AHB/AXI bus interface. For example, if you have a DDR RAM running at 200 MHz and your Fabric/AXI Subsystem runs at 100 MHz, then you must select a divisor of 2 (see the following figure).

Figure 1-2. Fabric Interface Settings—AXI Interface and FDDR Clock Divisor Agreement



Use Fabric PLL LOCK

If CLK_BASE is sourced from a Fabric CCC, then you can connect the fabric CCC LOCK output to the FDDR FAB_PLL_LOCK input. CLK_BASE is not stable until the Fabric CCC locks. Therefore, Microchip recommends that you hold the FDDR in reset (that is, assert the CORE_RESET_N input) until CLK_BASE is stable. The LOCK output of the Fabric CCC indicates that the Fabric CCC output clocks are stable. By checking the Use FAB_PLL_LOCK option, you can expose the FAB_PLL_LOCK input port of the FDDR. You can then connect the LOCK output of the Fabric CCC to the FAB_PLL_LOCK input of the FDDR.

1.2.1 I/O Drive Strength (DDR2 and DDR3 only)

Select one of the following drive strengths for your DDR I/Os:

- · Half Drive Strength
- · Full Drive Strength

Depending on your DDR Memory type and the I/O Strength you select, Libero SoC sets the DDR I/O Standard for your FDDR system as follows:

Table 1-1. IO Drive Strength

DDR Memory Type	Half Drive Strength	Full Drive Strength
DDR3	SSTL15I	SSTL15II
DDR2	SSTL18I	SSTL18II

1.2.2 I/O Standard (LPDDR only)

Select one of the following options:

- LVCMOS18 (lowest power) for LVCMOS 1.8V IO standard.
- I PDDRI



Important: Before you choose this standard, ensure that your board supports this standard.

1.2.3 I/O Calibration

Choose one of the following options:

- ON
- OFF

Calibration ON and OFF provide different values for PCODE and NCODE registers. The I/O calibration block calibrates the I/O drivers to an external resistor. The impedance control is used to identify the digital values

Fabric External Memory DDR Controller Conf...

PCODE<5:0> and NCODE<5:0>. These values are fed to the pull-up/pull-down reference network to match the impedance with an external resistor. Once it matches the PCODE and NCODE registers, they are latched and sent to the drivers. Users turn on or turn off this feature as per their board requirements.

1.2.4 Enable Interrupts

The FDDR is capable of raising interrupts when certain predefined conditions are satisfied. Check **Enable Interrupts** in the FDDR configurator if you use these interrupts in your application. This exposes the interrupt signals on the FDDR instance. You can connect these interrupt signals as your design requires. The following Interrupt signals and their preconditions are available:

- FIC INT: Generated when there is an error in the transaction between the Initiator and the FDDR
- IO_CAL_INT: Enables you to recalibrate DDR I/O's by writing to DDR controller registers via the APB configuration interface. When calibration is complete, this interrupt is raised. For details about I/O recalibration, see the RTG4 User Guide (Libero SoC Documentation).
- PLL_LOCK_INT: Indicates that the FDDR FPLL has locked
- PLL LOCKLOST INT: Indicates that the FDDR FPLL has lost lock
- FDDR_ECC_INT: Indicates a single or two-bit error has been detected

1.2.5 Fabric Clock Frequency

Clock frequency (CLK_BASE) calculation based on your current DDR Controller Clock (CLK_FDDR) frequency and the FDDR CLOCK divisor, displayed in MHz.

Fabric Clock (CLK BASE) Frequency (in MHz) = CLK FDDR Clock Frequency/FDDR CLOCK divisor.

1.2.6 Memory Bandwidth

Memory bandwidth calculation based on your current Clock Frequency value in Mbps.

Memory Bandwidth (in Mbps) = 2 * Clock Frequency.

1.2.7 Total Bandwidth

Total bandwidth calculation based on your current Fabric Clock Frequency (CLK_BASE), DDR, Data Width and FDDR CLOCK divisor, in Mbps.

Total Bandwidth (in Mbps) = (2 * Fabric Clock Frequency * DDR Data Width)/FDDR CLOCK divisor.

2. FDDR Controller Configuration

When you use the Fabric DDR controller to access an external DDR Memory, the DDR controller must be configured at runtime. This is done by writing configuration data to dedicated DDR controller configuration registers. This configuration data is dependent on the characteristics of the external DDR memory and your application. This section describes how to enter these configuration parameters in the FDDR controller configurator and how to build the initialization circuitry for the FDDR controller after the FDDR controller is configured.

2.1 Fabric DDR Control Registers

The Fabric DDR controller has a set of registers that must be configured at runtime. The configuration values for these registers represent different parameters (for example, DDR mode, PHY width, burst mode, ECC, and so on). For details about the DDR controller configuration registers, see FPGA Documentation.

2.1.1 Fabric DDR Registers Configuration

Use the **Memory Initialization** and **Memory Timing** (see the following figure) tabs to enter parameters that correspond to your DDR Memory and application. Consult your DDR Memory vendor's datasheet for values to enter in these two tabs.

Values you enter in these tabs are automatically translated to the appropriate register values. When you click a specific parameter, its corresponding register is described in the **Register Description** Window (Figure 1-1).

Figure 2-1. FDDR Configuration—Memory Initialization Tab





Figure 2-2. FDDR Configuration—Memory Timing Tab





Important: The settling time must be added to the desired RESET release to CKE assertion time.

2.2 Importing DDR Configuration Files

In addition to entering DDR Memory parameters using the Memory Initialization and Timing tabs, you can import DDR register values from a file. To do so, click the **Import Configuration** button and navigate to the text file containing DDR register names and values. The following figure shows the import configuration syntax.

Figure 2-3. DDR Register Configuration File Syntax

```
ddrc dyn soft reset CR
                                   0x00;
ddrc dyn refresh 1 CR
                                   0x27DE
ddrc dyn refresh 2 CR
                                   0x030F
ddrc dyn powerdown CR
                                   0 \times 02 ;
ddrc dyn debug CR
                                   0 \times 00 :
ddrc ecc data mask CR
                                   0x0000
ddrc addr map col 1 CR
                                   0x33333
ddrc addr map col 3 CR
                                   0x3300 ;
ddrc init 1 CR
                                   0x0001;
ddrc cke rstn cycles CR1
                                   0x0100 ;
ddrc cke rstn cycles CR2
                                   0x0008
ddrc init emr2 CR
                                   0 \times 00000
ddrc init emr3 CR
                                   0x0000
ddrc dram bank act timing CR
                                   0x1947:
```



Important: If you choose to import register values rather than entering them using the GUI, you must specify all necessary register values. Consult the *SmartFusion2 User Guide* (Libero SoC Documentation) for details.

2.3 Exporting DDR Configuration Files

You can also export the current register configuration data into a text file. This file contains register values that you imported (if any) and those files that were computed from GUI parameters you entered in this dialog.

If you want to undo changes you have made to the DDR register configuration, you can do so with Restore Default. This deletes all register configuration data, and you must either re-import or re-enter this data. The data is reset to the hardware reset values.

2.3.1 Generated Data

Click **OK** to generate the configuration. Based on your input in the **General**, **Memory Timing** and **Memory Initialization** tabs, the FDDR Configurator computes values for all DDR configuration registers and exports these values into your firmware project and simulation files. The following figure shows the exported file syntax.

Figure 2-4. Exported DDR Register Configuration File Syntax

```
# Exported: 2022-Sep-08 22:45:53
 # Libero DDR Configurator GUI Version = 2.0
# DDR Controller Type = LPDDR
      Bus Width = 32-bits
 # Memory Bandwidth = 200 Mbps
# Total Bandwidth = 6400 Mbps
 # Validation Status:
 # Target Device Manufacturer:
 # Target Device: M2GL150TS
 DDRC_ADDR_MAP_BANK_CR.REG_DDRC_ADDRMAP_BANK_B2
                                                                                                                                                                                                                              0xf
DDRC ADDR MAP BANK CR.REG DDRC ADDRMAP BANK B1
DDRC ADDR MAP BANK CR.REG DDRC ADDRMAP BANK B0
                                                                                                                                                                                                                              0xa
 DDRC ADDR MAP COL 1 CR.REG DDRC ADDRMAP COL B7
 DDRC ADDR MAP COL 1 CR.REG DDRC ADDRMAP COL B4
DDRC ADDR MAP COL 1 CR.REG DDRC ADDRMAP COL B3
DDRC ADDR MAP COL 1 CR.REG DDRC ADDRMAP COL B2
                                                                                                                                                                                                                              0x3
                                                                                                                                                                                                                              0x3
 DDRC ADDR MAP COL 2 CR.REG DDRC ADDRMAP COL B11
DDRC ADDR MAP COL 2 CR.REG DDRC ADDRMAP COL B10
                                                                                                                                                                                                                              0xf
                                                                                                                                                                                                                              0xf
 DDRC ADDR MAP COL 2 CR.REG DDRC ADDRMAP COL B9
DDRC ADDR MAP COL 2 CR.REG DDRC ADDRMAP COL B8
DDRC ADDR MAP COL 3 CR.REG DDRC DIS SCRUB
                                                                                                                                                                                                                              0xf
                                                                                                                                                                                                                              0x3
                                                                                                                                                                                                                              0x0
DDRC ADDR MAP COL 3 CR.REG DDRC DIS COLLISION PAGE OPT DDRC ADDR MAP COL 3 CR.REG DDRC DIS PRE BYPASS
                                                                                                                                                                                                                              0x0
                                                                                                                                                                                                                              0x0
 DDRC ADDR MAP COL 3 CR.REG DDRC DIS RD BYPASS
DDRC ADDR MAP COL 3 CR.REG DDRC DIS ACT BYPASS DDRC ADDR MAP COL 3 CR.REG DDRC DIS WC
                                                                                                                                                                                                                              0x0
                                                                                                                                                                                                                              0x0
 DDRC_ADDR_MAP_COL_3_CR.REG_DDRC_ADDRMAP_COL_B6
DDRC ADDR MAP COL 3 CR.REG DDRC ADDRMAP COL B6
DDRC ADDR MAP COL 3 CR.REG DDRC ADDRMAP COL B5
DDRC ADDR MAP ROW 1 CR.REG DDRC ADDRMAP ROW B12
DDRC ADDR MAP ROW 1 CR.REG DDRC ADDRMAP ROW B2
DDRC ADDR MAP ROW 1 CR.REG DDRC ADDRMAP ROW B1
DDRC ADDR MAP ROW 1 CR.REG DDRC ADDRMAP ROW B1
DDRC ADDR MAP ROW 2 CR.REG DDRC ADDRMAP ROW B15
DDRC ADDR MAP ROW 2 CR.REG DDRC ADDRMAP ROW B15
DDRC ADDR MAP ROW 2 CR.REG DDRC ADDRMAP ROW B14
DDRC ADDR MAP ROW 2 CR.REG DDRC ADDRMAP ROW B15
DDRC ADDR MAP ROW 2 CR.REG DDRC ADDRMAP ROW B15
DDRC ADDR MAP ROW 2 CR.REG DDRC ADDRMAP ROW B15
DDRC ADDR MAP ROW 2 CR.REG DDRC ADDRMAP ROW B13
DDRC ADDR MAP ROW 2 CR.REG DDRC ADDRMAP ROW B13
DDRC ADDR MAP ROW 2 CR.REG DDRC ADDRMAP ROW B13
DDRC ANI FABRIC PRI ID CR.PRIORITY ID
                                                                                                                                                                                                                              0x3
                                                                                                                                                                                                                              0x8
                                                                                                                                                                                                                              0x8
                                                                                                                                                                                                                              0x8
                                                                                                                                                                                                                              0x8
                                                                                                                                                                                                                              0x8
                                                                                                                                                                                                                              0x8
 DDRC AXI FABRIC PRI ID CR.PRIORITY ID
DDRC AXI FABRIC PRI ID CR.PRIORITY ENABLE BIT
DDRC CKE RSIN CYCLES 1 CR.REG DDRC DRAM RSIN X1024
                                                                                                                                                                                                                              0x0
                                                                                                                                                                                                                              0x0
DDRC CKE RSIN CYCLES 1 CR. REG DDRC PRE CKE X1024

DDRC CKE RSIN CYCLES 1 CR. REG DDRC PRE CKE X1024

DDRC CKE RSIN CYCLES 2 CR. REG DDRC PRE CKE X1024

DDRC CKE RSIN CYCLES 2 CR. REG DDRC POST CKE X1024

DDRC DFI CTRLUPD TIME INTERVAL CR. REG DDRC DFI T CTRLUPD INTERVAL MAX X1024

DDRC DFI CTRLUPD TIME INTERVAL CR. REG DDRC DFI T CTRLUPD INTERVAL MIN X1024
                                                                                                                                                                                                                              0x42
                                                                                                                                                                                                                              0x0
                                                                                                                                                                                                                              0x2
                                                                                                                                                                                                                              0x9
                                                                                                                                                                                                                              0x3
 DDRC DFI MAX CTRLUPD TIMING CR.REG DDRC DFI T CTRLUP MAX DDRC DFI MIN CTRLUPD TIMING CR.REG DDRC DFI T CTRLUP MIN
                                                                                                                                                                                                                              0x40
                                                                                                                                                                                                                              0x3
 DDRC_DFI_RDDATA_EN_CR.REG_DDRC_DFI_T_RDDATA_EN
DDRC DFI RD LVL CONTROL 1 CR.REG DDRC RDLVL RR
DDRC DFI RD LVL CONTROL 1 CR.REG DDRC DFI RDLVL MAX X1024
DDRC DFI RD LVL CONTROL 2 CR.REG DDRC DFI RDLVL MAX X1024
DDRC DFI RD LVL CONTROL 2 CR.REG DDRC DFI RD DOS GATE LEVEL
DDRC DFI RD LVL CONTROL 2 CR.REG DDRC DFI RD DATA EYE TRAIN
                                                                                                                                                                                                                              0x0
                                                                                                                                                                                                                              0x0
                                                                                                                                                                                                                              0x0
```

2.4 Initialization

This core has a built-in initialization state machine. Upon the assertion/de-assertion of the INIT_RESET_N (Active-Low) signal, the FDDR block is initialized with the user configurations. When the configuration phase is complete, then the INIT_DONE signal is asserted and the FDDR block is ready for normal operations.



Important: The clock used for initialization must be a 50 MHz clock connected to the INIT_CLK_50MHz signal.

You can have the FDDR initialization start automatically at power-up by connecting the INIT_RESET_N (Active-Low) input of the FDDR block to the POWER ON RESET N (Active-Low) signal of the SYSRESET macro.

3. Port Description

This section describes the ports of RTG4 DDR Memory Controller with Initialization.

3.1 FDDR Core Ports

The following table lists the ports of FDDR Core.

Table 3-1. FDDR Core Ports

Port Name	Direction	Description
CORE_RESET_N	IN	FDDR Controller Reset
CLK_BASE	IN	FDDR fabric interface clock
INIT_CLK_50MHZ	IN	Initialization clock. Must be connected to a 50 MHz clock source
INIT_RESET_N	IN	Active-Low signal. Assert/deassert this signal to start the initialization of the FDDR
INIT_DONE	OUT	Asserted high when the initialization of the FDDR block is complete

3.2 Interrupt Ports

The following table lists the group of ports that is exposed when you select the Enable interrupts option.

Table 3-2. Interrupt Ports

Port Name	Direction	Description
PLL_LOCK_INT	OUT	Asserts when FDDR PLL locks.
PLL_LOCKLOST_INT	OUT	Asserts when FDDR PLL lock is lost.
ECC_INT	OUT	Asserts when an ECC event occurs.
IO_CALIB_INT	OUT	Asserts when I/O calibration is complete.
FIC_INT	OUT	Asserts when there is an error in the AHB/AXI protocol on the Fabric interface.

3.3 APB3 Configuration Interface

The following table lists the ports of the APB3 configuration interface.

Table 3-3. APB3 Configuration Interface

Port Name	Direction	Description
APB_S_PENABLE	IN	Target Enable
APB_S_PSEL	IN	Target Select
APB_S_PWRITE	IN	Write Enable
APB_S_PADDR[10:2]	IN	Address

continued			
Port Name	Direction	Description	
APB_S_PWDATA[15:0]	IN	Write Data	
APB_S_PREADY	OUT	Target Ready	
APB_S_PSLVERR	OUT	Target Error	
APB_S_PRDATA[15:0]	OUT	Read Data	
APB_S_PRESET_N	IN	Target Reset	
APB_S_PCLK	IN	Clock	

3.4 DDR PHY Interface

The following table lists the ports of the DDR PHY interface.

Table 3-4. DDR PHY Interface

Port Name	Direction	Description
FDDR_CAS_N	OUT	DRAM CASN
FDDR_CKE	OUT	DRAM CKE
FDDR_CLK	OUT	Clock, P side
FDDR_CLK_N	OUT	Clock, N side
FDDR_CS_N	OUT	DRAM CSN
FDDR_ODT	OUT	DRAM ODT
FDDR_RAS_N	OUT	DRAM RASN
FDDR_RESET_N	OUT	DRAM Reset for DDR3
FDDR_WE_N	OUT	DRAM WEN
FDDR_ADDR[15:0]	OUT	DRAM Address bits
FDDR_BA[2:0]	OUT	DRAM Bank Address
FDDR_DM_RDQS[4:0]	INOUT	DRAM Data Mask
FDDR_DQS[4:0]	INOUT	DRAM Data Strobe Input/Output-P Side
FDDR_DQS_N[4:0]	INOUT	DRAM Data Strobe Input/Output-N side
FDDR_DQ[35:0]	INOUT	DRAM Data Input/Output
FDDR_FIFO_WE_IN[2:0]	IN	FIFO in signal
FDDR_FIFO_WE_OUT[2:0]	OUT	FIFO out signal
FDDR_DM_RDQS ([3:0]/[1:0]/[0])	INOUT	DRAM Data Mask
FDDR_DQS ([3:0]/[1:0]/[0])	INOUT	DRAM Data Strobe Input/Output-P side
FDDR_DQS_N ([3:0]/[1:0]/[0])	INOUT	DRAM Data Strobe Input/Output-N side
FDDR_DQ ([31:0]/[15:0]/[7:0])	INOUT	DRAM Data Input/Output

continued			
Port Name	Direction	Description	
FDDR_DQS_TMATCH_0_IN	IN	FIFO in signal	
FDDR_DQS_TMATCH_0_OUT	OUT	FIFO out signal	
FDDR_DQS_TMATCH_1_IN	IN	FIFO in signal (32-bit only)	
FDDR_DQS_TMATCH_1_OUT	OUT	FIFO out signal (32-bit only)	
FDDR_DM_RDQS_ECC	INOUT	DRAM ECC Data Mask	
FDDR_DQS_ECC	INOUT	DRAM ECC Data Strobe Input/ Output-P side	
FDDR_DQS_ECC_N	INOUT	DRAM ECC Data Strobe Input/ Output-N side	
FDDR_DQ_ECC ([3:0]/[1:0]/[0])	INOUT	DRAM ECC Data Input/Output	
FDDR_DQS_TMATCH_ECC_IN	IN	ECC FIFO in signal	
FDDR_DQS_TMATCH_ECC_OUT	OUT	ECC FIFO out signal (32-bit only)	



Important: Port widths for some ports change depending on the selection of the PHY width. The notation **[a:0]/[b:0]/[c:0]** is used to denote such ports, where **[a:0]** refers to the port width when a 32-bit PHY width is selected, **[b:0]** corresponds to a 16-bit PHY width, and **[c:0]** corresponds to an 8-bit PHY width.

3.5 AXI Bus Interface

The following table lists the ports of the AXI Bus interface.

Table 3-5. AXI Bus Interface

Port Name	Direction	Description
AXI_S_AWREADY	OUT	Write address ready
AXI_S_WREADY	OUT	Write address ready
AXI_S_BID[3:0]	OUT	Response ID
AXI_S_BRESP[1:0]	OUT	Write response
AXI_S_BVALID	OUT	Write response valid
AXI_S_ARREADY	OUT	Read address ready
AXI_S_RID[3:0]	OUT	Read ID tag
AXI_S_RRESP[1:0]	OUT	Read response
AXI_S_RDATA[63:0]	OUT	Read data
AXI_S_RLAST	OUT	Read last This signal indicates the last transfer in a read burst.
AXI_S_RVALID	OUT	Read address valid
AXI_S_AWID[3:0]	IN	Write address ID
AXI_S_AWADDR[31:0]	IN	Write address

continued			
Port Name	Direction	Description	
AXI_S_AWLEN[3:0]	IN	Burst length	
AXI_S_AWSIZE[1:0]	IN	Burst size	
AXI_S_AWBURST[1:0]	IN	Burst type	
AXI_S_AWLOCK[1:0]	IN	Lock type This signal provides additional information about the atomic characteristics of the transfer.	
AXI_S_AWVALID	IN	Write address valid	
AXI_S_WID[3:0]	IN	Write data ID tag	
AXI_S_WDATA[63:0]	IN	Write data	
AXI_S_WSTRB[7:0]	IN	Write strobes	
AXI_S_WLAST	IN	Write last	
AXI_S_WVALID	IN	Write valid	
AXI_S_BREADY	IN	Write ready	
AXI_S_ARID[3:0]	IN	Read address ID	
AXI_S_ARADDR[31:0]	IN	Read address	
AXI_S_ARLEN[3:0]	IN	Burst length	
AXI_S_ARSIZE[1:0]	IN	Burst size	
AXI_S_ARBURST[1:0]	IN	Burst type	
AXI_S_ARLOCK[1:0]	IN	Lock type	
AXI_S_ARVALID	IN	Read address valid	
AXI_S_RREADY	IN	Read address ready	
AXI_S_CORE_RESET_N	IN	FDDR global reset	

3.6 AHB0 Bus Interface

The following table lists the ports of the AHB0 Bus interface.

Table 3-6. AHB0 Bus Interface

Port Name	Direction	Description
AHB0_S_HREADYOUT	OUT	AHBL target ready When high for a write indicates the target is ready to accept data and when high for a read indicates that data is valid.

continued		
Port Name	Direction	Description
AHB0_S_HRESP	OUT	AHBL response status When driven high at the end of a transaction indicates that the transaction has completed with errors. When driven low at the end of a transaction indicates that the transaction has completed successfully.
AHB0_S_HRDATA[31:0]	OUT	AHBL read data Read data from the target to the initiator.
AHB0_S_HSEL	IN	AHBL target select When asserted, the target is the currently selected AHBL target on the AHB bus.
AHB0_S_HADDR[31:0]	IN	AHBL address Byte address on the AHBL interface.
AHB0_S_HBURST[2:0]	IN	AHBL burst length
AHB0_S_HSIZE[1:0]	IN	AHBL transfer size Indicates the size of the current transfer (8/16/32 byte transactions only).
AHB0_S_HTRANS[1:0]	IN	AHBL transfer type Indicates the transfer type of the current transaction.
AHB0_S_HMASTLOCK	IN	AHBL lock When asserted the current transfer is part of a locked transaction.
AHB0_S_HWRITE	IN	AHBL write When high indicates that the current transaction is a write. When low indicates that the current transaction is a read.
AHB0_S_HREADY	IN	AHBL ready When high, indicates that the target is ready to accept a new transaction.
AHB0_S_HWDATA[31:0]	IN	AHBL write data Write data from the initiator to the target.

3.7 AHB1 Bus Interface

The following table lists the ports of the AHB1 Bus interface.

Table 3-7. AHB1 Bus Interface

Port Name	Direction	Description
AHB1_S_HREADYOUT	OUT	AHBL target ready When high for a write indicates the target is ready to accept data and when high for a read indicates that data is valid.
AHB1_S_HRESP	OUT	AHBL response status When driven high at the end of a transaction indicates that the transaction has completed with errors. When driven low at the end of a transaction indicates that the transaction has completed successfully.
AHB1_S_HRDATA[31:0]	OUT	AHBL read data Read data from the target to the initiator
AHB1_S_HSEL	IN	AHBL target select When asserted, the target is the currently selected AHBL target on the AHB bus
AHB1_S_HADDR[31:0]	IN	AHBL address Byte address on the AHBL interface
AHB1_S_HBURST[2:0]	IN	AHBL Burst Length
AHB1_S_HSIZE[1:0]	IN	AHBL transfer size Indicates the size of the current transfer (8/16/32 byte transactions only)
AHB1_S_HTRANS[1:0]	IN	AHBL transfer type Indicates the transfer type of the current transaction.
AHB1_S_HMASTLOCK	IN	AHBL lock When asserted the current transfer is part of a locked transaction.
AHB1_S_HWRITE	IN	AHBL write When high indicates that the current transaction is a write. When low indicates that the current transaction is a read.
AHB1_S_HREADY	IN	AHBL ready When high, indicates that the target is ready to accept a new transaction.
AHB1_S_HWDATA[31:0]	IN	AHBL write data Write data from the initiator to the target.

4. Revision History

The revision history describes the changes that were implemented in the document. The changes are listed by revision, starting with the most current publication.

Table 4-1. Revision History

Revision	Date	Description	
Α	12/2022	The following is the list of changes in revision A of the document:	
		 The document was migrated to the Microchip template. The document number was updated to DS50003454 from 50200490. Updated the following screenshots: Figure 2-1, Figure 2-2. Added: Note in 2.1.1. Fabric DDR Registers Configuration. 	

Microchip FPGA Support

Microchip FPGA products group backs its products with various support services, including Customer Service, Customer Technical Support Center, a website, and worldwide sales offices. Customers are suggested to visit Microchip online resources prior to contacting support as it is very likely that their queries have been already answered.

Contact Technical Support Center through the website at www.microchip.com/support. Mention the FPGA Device Part number, select appropriate case category, and upload design files while creating a technical support case.

Contact Customer Service for non-technical product support, such as product pricing, product upgrades, update information, order status, and authorization.

- From North America, call 800.262.1060
- From the rest of the world, call 650.318.4460
- Fax, from anywhere in the world, 650.318.8044

Microchip Information

The Microchip Website

Microchip provides online support via our website at www.microchip.com/. This website is used to make files and information easily available to customers. Some of the content available includes:

- Product Support Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQs), technical support requests, online discussion groups, Microchip design partner program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

Product Change Notification Service

Microchip's product change notification service helps keep customers current on Microchip products. Subscribers will receive email notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, go to www.microchip.com/pcn and follow the registration instructions.

Customer Support

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Embedded Solutions Engineer (ESE)
- **Technical Support**

Customers should contact their distributor, representative or ESE for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in this document.

Technical support is available through the website at: www.microchip.com/support

Microchip Devices Code Protection Feature

Note the following details of the code protection feature on Microchip products:

- · Microchip products meet the specifications contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is secure when used in the intended manner, within operating specifications, and under normal conditions.
- Microchip values and aggressively protects its intellectual property rights. Attempts to breach the code
 protection features of Microchip product is strictly prohibited and may violate the Digital Millennium Copyright
 Act.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of its code. Code
 protection does not mean that we are guaranteeing the product is "unbreakable". Code protection is constantly
 evolving. Microchip is committed to continuously improving the code protection features of our products.

Legal Notice

This publication and the information herein may be used only with Microchip products, including to design, test, and integrate Microchip products with your application. Use of this information in any other manner violates these terms. Information regarding device applications is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. Contact your local Microchip sales office for additional support or, obtain additional support at www.microchip.com/en-us/support/design-help/client-support-services.

THIS INFORMATION IS PROVIDED BY MICROCHIP "AS IS". MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION INCLUDING BUT NOT LIMITED TO ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE, OR WARRANTIES RELATED TO ITS CONDITION, QUALITY, OR PERFORMANCE.

IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL, OR CONSEQUENTIAL LOSS, DAMAGE, COST, OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE INFORMATION OR ITS USE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THE INFORMATION OR ITS USE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THE INFORMATION.

Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

Trademarks

The Microchip name and logo, the Microchip logo, Adaptec, AVR, AVR logo, AVR Freaks, BesTime, BitCloud, CryptoMemory, CryptoRF, dsPIC, flexPWR, HELDO, IGLOO, JukeBlox, KeeLoq, Kleer, LANCheck, LinkMD, maXStylus, maXTouch, MediaLB, megaAVR, Microsemi, Microsemi logo, MOST, MOST logo, MPLAB, OptoLyzer, PIC, picoPower, PICSTART, PIC32 logo, PolarFire, Prochip Designer, QTouch, SAM-BA, SenGenuity, SpyNIC, SST, SST Logo, SuperFlash, Symmetricom, SyncServer, Tachyon, TimeSource, tinyAVR, UNI/O, Vectron, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

AgileSwitch, APT, ClockWorks, The Embedded Control Solutions Company, EtherSynch, Flashtec, Hyper Speed Control, HyperLight Load, Libero, motorBench, mTouch, Powermite 3, Precision Edge, ProASIC, ProASIC Plus, ProASIC Plus logo, Quiet- Wire, SmartFusion, SyncWorld, Temux, TimeCesium, TimeHub, TimePictra, TimeProvider, TrueTime, and ZL are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, Anyln, AnyOut, Augmented Switching, BlueSky, BodyCom, Clockstudio, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, Espresso T1S, EtherGREEN, GridTime, IdealBridge, In-Circuit Serial Programming, ICSP, INICnet, Intelligent Paralleling, IntelliMOS, Inter-Chip Connectivity, JitterBlocker, Knob-on-Display, KoD, maxCrypto, maxView, memBrain, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, RTAX, RTG4, SAM-

ICE, Serial Quad I/O, simpleMAP, SimpliPHY, SmartBuffer, SmartHLS, SMART-I.S., storClad, SQI, SuperSwitcher, SuperSwitcher II, Switchtec, SynchroPHY, Total Endurance, Trusted Time, TSHARC, USBCheck, VariSense, VectorBlox, VeriPHY, ViewSpan, WiperLock, XpressConnect, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

The Adaptec logo, Frequency on Demand, Silicon Storage Technology, and Symmcom are registered trademarks of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2022, Microchip Technology Incorporated and its subsidiaries. All Rights Reserved.

ISBN: 978-1-6683-1669-6

Quality Management System

For information regarding Microchip's Quality Management Systems, please visit www.microchip.com/quality.



Worldwide Sales and Service

AMERICAS	ASIA/PACIFIC	ASIA/PACIFIC	EUROPE
Corporate Office	Australia - Sydney	India - Bangalore	Austria - Wels
355 West Chandler Blvd.	Tel: 61-2-9868-6733	Tel: 91-80-3090-4444	Tel: 43-7242-2244-39
handler, AZ 85224-6199	China - Beijing	India - New Delhi	Fax: 43-7242-2244-393
el: 480-792-7200	Tel: 86-10-8569-7000	Tel: 91-11-4160-8631	Denmark - Copenhagen
ax: 480-792-7277	China - Chengdu	India - Pune	Tel: 45-4485-5910
echnical Support:	Tel: 86-28-8665-5511	Tel: 91-20-4121-0141	Fax: 45-4485-2829
ww.microchip.com/support	China - Chongqing	Japan - Osaka	Finland - Espoo
Veb Address:	Tel: 86-23-8980-9588	Tel: 81-6-6152-7160	Tel: 358-9-4520-820
ww.microchip.com	China - Dongguan	Japan - Tokyo	France - Paris
tlanta	Tel: 86-769-8702-9880	Tel: 81-3-6880- 3770	Tel: 33-1-69-53-63-20
uluth, GA	China - Guangzhou	Korea - Daegu	Fax: 33-1-69-30-90-79
el: 678-957-9614	Tel: 86-20-8755-8029	Tel: 82-53-744-4301	Germany - Garching
ax: 678-957-1455	China - Hangzhou	Korea - Seoul	Tel: 49-8931-9700
lustin, TX	Tel: 86-571-8792-8115	Tel: 82-2-554-7200	Germany - Haan
el: 512-257-3370	China - Hong Kong SAR	Malaysia - Kuala Lumpur	Tel: 49-2129-3766400
Soston	Tel: 852-2943-5100	Tel: 60-3-7651-7906	Germany - Heilbronn
Vestborough, MA	China - Nanjing	Malaysia - Penang	Tel: 49-7131-72400
el: 774-760-0087	Tel: 86-25-8473-2460	Tel: 60-4-227-8870	Germany - Karlsruhe
ax: 774-760-0088	China - Qingdao	Philippines - Manila	Tel: 49-721-625370
hicago	Tel: 86-532-8502-7355	Tel: 63-2-634-9065	Germany - Munich
tasca, IL	China - Shanghai	Singapore	Tel: 49-89-627-144-0
el: 630-285-0071	Tel: 86-21-3326-8000	Tel: 65-6334-8870	Fax: 49-89-627-144-44
ax: 630-285-0075	China - Shenyang	Taiwan - Hsin Chu	Germany - Rosenheim
allas	Tel: 86-24-2334-2829	Tel: 886-3-577-8366	Tel: 49-8031-354-560
ddison, TX	China - Shenzhen	Taiwan - Kaohsiung	Israel - Ra'anana
el: 972-818-7423	Tel: 86-755-8864-2200	Tel: 886-7-213-7830	Tel: 972-9-744-7705
ax: 972-818-2924	China - Suzhou	Taiwan - Taipei	Italy - Milan
etroit	Tel: 86-186-6233-1526	Tel: 886-2-2508-8600	Tel: 39-0331-742611
lovi, MI	China - Wuhan	Thailand - Bangkok	Fax: 39-0331-466781
el: 248-848-4000	Tel: 86-27-5980-5300	Tel: 66-2-694-1351	Italy - Padova
louston, TX	China - Xian	Vietnam - Ho Chi Minh	Tel: 39-049-7625286
el: 281-894-5983	Tel: 86-29-8833-7252	Tel: 84-28-5448-2100	Netherlands - Drunen
ndianapolis	China - Xiamen		Tel: 31-416-690399
oblesville, IN	Tel: 86-592-2388138		Fax: 31-416-690340
el: 317-773-8323	China - Zhuhai		Norway - Trondheim
ax: 317-773-5453	Tel: 86-756-3210040		Tel: 47-72884388
el: 317-536-2380			Poland - Warsaw
os Angeles			Tel: 48-22-3325737
lission Viejo, CA			Romania - Bucharest
el: 949-462-9523			Tel: 40-21-407-87-50
ax: 949-462-9608			Spain - Madrid
el: 951-273-7800			Tel: 34-91-708-08-90
aleigh, NC			Fax: 34-91-708-08-91
el: 919-844-7510			Sweden - Gothenberg
lew York, NY			Tel: 46-31-704-60-40
el: 631-435-6000			Sweden - Stockholm
an Jose, CA			Tel: 46-8-5090-4654
el: 408-735-9110			UK - Wokingham
el: 408-436-4270			Tel: 44-118-921-5800
Canada - Toronto			Fax: 44-118-921-5820
el: 905-695-1980			
Fax: 905-695-2078			