DG0566 Demo Guide



January 2015





Revision History

Date	Revision	Change	
29 January 2015	2	Second release	
27 August 2014	1	First Release	

Confidentiality Status

This is a non-confidential document.





Table of Contents

	Preface	
	About this document	4
	Intended Audience	4
	References	4
	SmartFusion2 SoC FPGA PCIe Control Plane Demo For Advanced Development Kit	5
	Introduction	
	Design Requirements	6
	Demo Design	7
	Introduction	7
	Demo Design Features	
	Setting up the Demo Design	
	Board Setup	
	Programming the Board	12
	Connecting the Board to the Host PC	15
	Running the Demo Design	17
	Running the Demo Design on Windows	17
	Conclusion	
	Appendix 1: SmartFusion2 Advanced Development Kit Board	
4	List of Changes	. 40
3	Product Support	. 41
	Customer Service	
	Customer Technical Support Center	41
	Technical Support	41
	Website	41
	Contacting the Customer Technical Support Center	4′
	Email	
	My Cases	42
	ITAR Technical Support	42
	117 II 1 1 9 0 II II 9 0 II 9 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	12



Preface

About this document

This demo is for SmartFusion[®]2 system-on-chip (SoC) field programmable gate array (FPGA) devices. It provides instructions on how to use the corresponding reference design.

Intended Audience

SmartFusion2 devices are used by:

- · FPGA designers
- · System-level designers

References

Microsemi Publications

The following references are used in this document:

- SmartFusion2 Microcontroller Subsystem User Guide
- SmartFusion2 and IGLOO2 High Speed Serial Interfaces User Guide

Refer to the following web page for a complete and up-to-date listing of SmartFusion2 device documentation: http://www.microsemi.com/products/fpga-soc/soc-fpga/smartfusion2





SmartFusion2 SoC FPGA PCle Control Plane Demo For Advanced Development Kit

Introduction

The SmartFusion2 SoC FPGA devices integrate a fourth generation flash-based FPGA fabric and an ARM® Cortex®-M3 processor, along with high performance communication interfaces on a single chip. The SmartFusion2 high speed serial interface (SERDESIF) provides a fully hardened PCIe endpoint (EP) implementation and is compliant with PCIe Base Specification Revision 2.0 and 1.1. For more details, refer to the SmartFusion2 and IGLOO2 High Speed Serial Interfaces User Guide.

The demo explains the SmartFusion2 embedded PCI Express feature and how this can be used as a low bandwidth control plane interface using the SmartFusion2 Advanced Development Kit Board.

The demo provides a simple design to access the SmartFusion2 PCle EP from a Host PC. A GUI is provided for read and write access to the SmartFusion2 PCle configuration space and memory space of BAR0 and BAR1. It also provides the Host PC device drivers for the SmartFusion2 PCle EP. It can run on both Windows and Red Hat Linux operating system (OS).

Figure 1 shows the top-level block diagram for the PCle control plane demo. The demo design uses a SmartFusion2 PCle interface with a maximum link width of x4 to interface with a Host PC PCle Gen 2 slot. If the Host PC does not support Gen 2 slot, the design automatically changes to Gen 1 slot. The SmartFusion2 microcontroller subsystem (MSS) GPlOs control the LEDs and switches on the SmartFusion2 Advanced Development Kit Board using the PCle interface. The Host PC can also read memory and writes to the SmartFusion2 eSRAM through GUI. The Host PC can also be interrupted by using the push button on the SmartFusion2 Advanced Development Kit Board.




Figure 1 • PCIe Control Plane Demo Top-Level Block Diagram



Design Requirements

Table 1 lists the SmartFusion2 Advanced Development Kit Board design requirements details.

Table 1 • SmartFusion2 Advanced Development Kit Board Design Requirements

Design Requirements	Version				
Hardware					
SmartFusion2 Advanced Development Kit Board	Rev A or later				
12 V adapter					
• FlashPro5					
USB A to Mini-B cable					
Host PC with an available PCle 2.0 Gen 1 or Gen 2 compliant slot	64-bit Windows 7 OS or 64-bit Red Hat Linux OS (Kernel Version: 2.6.18-308)				
Software					
Libero® System-on-Chip (SoC) for viewing the design files	v11.5				
FlashPro Programming Software					
Host PC Drivers (provided along with the design files)	-				
GUI executable (provided along with the design files)	-				





Demo Design

Introduction

The design files for this demo can be downloaded from the Microsemi[®] website: http://soc.microsemi.com/download/rsc/?f=m2s_dg0566_libero11p5_df

Design files include:

- LiberoProject
- ProgrammingFile
- Linux_64bit
- · Windows_64bit
- · Source Files
- · Readme.txt

Figure 2 shows the top-level structure of the design files. For further details, refer to the readme.txt file.




Figure 2 • Demo Design Files Top-Level Structure



Demo Design Features

The demo design performs the following tasks:

- Displays PCIe link enable/disable, negotiated link width, and the link speed.
- · Controls the status of LEDs on the SmartFusion2 Advanced Development Kit Board
- · Displays the position of DIP switches on the SmartFusion2 Advanced Development Kit Board
- · Enables read and write to LSRAM
- Accepts and displays interrupts from the push button on the SmartFusion2 Advanced Development Kit Board
- · Displays the SmartFusion2 PCle Configuration space

Demo Design Description

The demo design helps to access the SmartFusion2 PCIe EP from the Host PC. Figure 3 shows a detailed block diagram of the design implementation.




Figure 3 • PCle Control Plane Demo Block Diagram

This demo design implements the SmartFusion2 embedded PCI Express interface as a low bandwidth control plane interface. This design provides Host PC drivers and a Host PC interface over PCIe to control the SmartFusion2 device. Figure 3 shows a detailed block diagram of the design implementation. The PCIe EP device receives commands from the Host PC through GUI and does corresponding memory writes to the SmartFusion2 MSS address space. The MSS address space provides a GPIO block and eSRAM memory block, which is accessed through a fabric interface controller (FIC_0).



The SERDES_IF_0 is configured for a PCIe 2.0, x4 link width with GEN2 speed for SmartFusion2 Advanced Development Kit Board. The PCIe interface to the fabric uses an AMBA High-speed Bus (AHB). The AHB master interface of SERDESIF is enabled and connected to the AHB slave interface of FIC_0 to access the MSS peripherals. The SmartFusion2 PCIe BAR0 and BAR1 are configured in 32-bit memory mapped memory mode.

The AXI master windows of the SERDESIF PCIe provide address translation for accessing one address space from another address space as the PCIe address is different from SmartFusion2 AHB bus matrix address space. The AXI master window 0 is enabled and configured to translate the BAR0 memory address space to the MSS GPIO address space to control the MSS GPIOs. The AXI master window 1 is enabled and configured to translate the BAR1 memory address space to the eSRAM address space to perform read and writes from PCIe.

MSS GPIO block is enabled and configured as below:

- GPIO 0 to GPIO 7 as outputs and connected to LEDs
- · GPIO 8 to GPIO 11 as inputs and connected to DIP switches

The PCIe interrupt line is connected to the SW1 push button on the SmartFusion2 Advanced Development Kit. The FPGA clocks are configured to run the FPGA fabric and MSS at 100 MHz.

Simulating the Design

The design supports the BFM_PCle simulation level to communicate with the High Speed Serial Interface block through the master AXI bus interface. Though, the serial communication does not actually go through the High Speed Serial Interface block, this scenario allows validating the fabric interface connections. The SERDESIF_0_user.bfm file under the <LiberoProject>/simulation folder contains the BFM commands to verify the read or write access to MSS GRIOs and eSRAM.

BFM commands added in the SERDESIF 0 user.bfm file do the following:

- Write to GPIO_OUT[7:0]
- · Write to LSRAM
- · Read-check from LSRAM





To run the simulation, double-click **Simulate** under **Verify Pre-Synthesized Design** in the **Design Flow** window of the Libero project. ModelSim runs the design for about 250 us. The ModelSim **Transcript** window displays the BFM commands and the BFM simulation completed with no errors, as shown in Figure 4.



Figure 4 • SERDES BFM Simulation

Figure 5 shows the Wave window with GPIO_OUT signals.




Figure 5 • Simulation Result with GPIO_OUT Signals

Setting up the Demo Design

The following steps describe how to setup the demo for SmartFusion2 Advanced Development Kit Board:

1. Connect the Host PC to the J33 Connector using the USB A to mini-B cable. The USB to UART bridge drivers are automatically detected. Verify, if the detection is made in the device manager as shown in Figure 6.




Figure 6 • Device Manager



2. Connect the jumpers on the SmartFusion2 Advanced Development Kit Board as shown in Table 2.

CAUTION: While making the jumper connections, the power supply switch **SW7** on the board should be in OFF position.

Table 2 • SmartFusion2 FPGA Advanced Kit Jumper Settings

Jumper	Pin (from)	Pin (to)	Comments
J116, J353, J354, J54	1	2	These are the default jumper settings of the Advanced Dev Kit Board. Make sure these jumpers are set accordingly.
J123	2	3	
J124, J121, J32	1	2	JTAG programming via FTDI

 Connect the power supply to the J42 Connector on the SmartFusion2 Advanced Development Kit Board.

Board Setup

Snapshots of the SmartFusion2 Advanced Development Kit Board with the complete set up is given in the "Appendix 1: SmartFusion2 Advanced Development Kit Board" on page 39.

Programming the Board

The following steps describe how to program the board.

- Download the demo design from: http://soc.microsemi.com/download/rso/2f=m2s_dg0566_libero11p5_df
- 2. Switch ON the SW7 power supply switch.
- 3. Launch the FlashPro software,
- 4. Click New Project.



5. In the **New Project** window, enter the **Project Name** as PCle_Control_Plane.




Figure 7 • FlashPro New Project

- 6. Click **Browse** and navigate to the location where you want to save the project.
- 7. Click Single device as the Programming mode.



8. Click **OK** to save the project.



Figure 8 • FlashPro5 Programmer Type

- 9. Click Configure Device on the FlashPro GUI.
- 10. Click **Browse** and navigate to the location where the PCIe_Demo_top.stp file is located and select the file. The location for SmartFusion2 Advanced Development Kit Board is: <download_folder>\\M2S150_PCle_Control_Plane_DF\programmingFile\SF2_Advanced_Dev_K it.



11. Click **Open**. The required programming file is selected and is ready to be programmed in the device.




Figure 9 • FlashPro Project Configured

12. Click **PROGRAM** to start programming the device. Wait until a message is displayed indicating that the **PROGRAM PASSED**.

Connecting the Board to the Host PC

The following steps describe how to connect the board to the Host PC.

- After successful programming, power OFF the SmartFusion2 Advanced Kit Board and shut down the Host PC.
 - This demo is designed to run in any PCIe Gen 2 compliant slot. If the Host PC does not support Gen 2 compliant slot, the demo switches to Gen 1 slot.
- Connect the CON1 PCle Edge Card Ribbon cable to Host PC PCle Gen 2 slot or Gen 1 slot as applicable.
 - **CAUTION**: Host PC must be powered OFF while inserting the PCIe Edge connector. If it is not, the PCIe device detection and selection of Gen 1 or Gen 2 slot may not occur properly. This is very dependent on the Host PC PCIe configuration. It is recommended that the Host PC is powered OFF before inserting the PCIe card.



Figure 10 shows the board setup for the Host PC in which SmartFusion2 Advanced Kit Board is connected to the Host PC PCle slot.



Figure 10 • SmartFusion2 Advanced Development Kit Setup for Host PC



Running the Demo Design

This demo can run on both Windows and RedHat Linux OS.

- To run the demo on Windows OS GUI, Jungo drivers are provided. Refer to "Running the Demo Design on Windows" on page 17.
- To run the demo on Linux OS, native RedHat Linux drivers and command line scripts are provided. Refer to "Running the Demo Design on Linux" on page 29

Running the Demo Design on Windows

The following steps describe how to run the demo design on windows,

- 1. Switch **ON** the power supply switch, **SW7**.
- Power on the Host PC and open the Host PC Device Manager for PCle device, as shown in Figure 11. If the PCle device is not detected, power cycle the SmartFusion2 Advanced Development Kit Board. Right-click PCle Device > Scan for hardware changes in Device Manager.




Figure 11 • Device Manager

Note: If the device is still not detected, check whether or not the BIOS version in Host PC is the latest, and if PCIe is enabled in the Host PC BIOS.

If the Host PC has any other installed drivers (previous versions of Jungo drivers) for the SmartFusion2 PCIe device, uninstall them.



The following steps describe how to uninstall previous versions of Jungo drivers:

 a. Navigate to device manager and right-click **DEVICE** and select **Uninstall** as shown in Figure 12. The **Confirm Device Uninstall** dialog box is displayed.




Figure 12 • Device Uninstall

- b. Select the **Delete the driver software for this device** check box as shown in Figure 13.
- c. Click OK.




Figure 13 • Confirm Device Uninstall

After uninstalling previous Jungo drivers, make sure that the PCle device is detected in the **Device Manager** window as shown in Figure 11.

Drivers Installation

The PCIe Demo uses a driver framework provided by Jungo WinDriverPro. To install the PCIe drivers on Host PC for SmartFusion2 Advanced Development Kit Board, use the following steps:

- 1. Extract the **PCIe_Demo.rar** to *C:* drive. The *PCIe_Demo.rar* is located in the provided design files:
 - M2S150_PCIe_Control_Plane_DF\Windows_64bit\Drivers\PCIe_Demo.rar

Note: Installing these drivers requires the Host PC administration rights.

2. Run the batch file C:\PCle_Demo\DriverInstall\Jungo_KP_install.bat.



3. Click **Install**, if the window is displayed as shown in Figure 14.



Figure 14 • Jungo Driver Installation

Note: If the installation is not in progress, right-click on the command prompt and select Run as administrator. Run the batch file C:\PCle_Demo\DriverInstall\Jungo_KP_install.bat from command prompt.

4. Click Install this driver software anyway if the window appears as shown in Figure 15.




Figure 15 • Windows Security

PCIe Demo GUI Installation

The SmartFusion2 PCle demo GUI is a simple GUI that runs on the Host PC to communicate with the SmartFusion2 PCle EP device. The GUI provides the PCle link status, driver information, and demo controls. The GUI invokes the PCle driver installed on the Host PC and provides commands to the driver according to the user selection.



Use the following steps to install the GUI:

- Download the PCIe demo GUI installer from http://soc.microsemi.com/download/rsc/?f=PCIe Demo GUI Installer
- 2. Extract the PCle_Demo_GUI_Installer.rar.
- 3. Double-click the **setup.exe** in the provided GUI installation (*PCIe_Demo_GUI_Installer\setup.exe*). Apply default options as shown in Figure 16.




Figure 16 • GUI Installation



4. Click **Next** and **Finish** to complete the installation. Figure 17 shows the **Successful GUI Installation** window.




Figure 17 • Successful GUI Installation

5. Restart the Host PC.



Running the PCIe GUI

The following steps describe how to run the PCIe GUI.

- 1. Check the Host PC Device Manager for the drivers. If the device is not detected, power cycle the SmartFusion2 Advanced Development Kit Board.
- Right-click DEVICE > Scan for hardware changes in Device Manager. Ensure that the board is switched ON.




Figure 18 • Device Manager - PCle Device Detection

Note: If a warning symbol is displayed on the **DEVICE** or **WinDriver** icon in the **Device Manager**, uninstall them and start from step1 of "Drivers Installation" on page 29.

 Invoke the GUI from ALL Programs > PCleDemo > PCle Demo GUI. Figure 19 shows the PCle Demo GUI window.




Figure 19 • PCle Demo GUI

4. Click **Connect** icon highlighted in Figure 19. The Link Width, Gen, Rate, and Type of Kit are displayed on the GUI as shown in Figure 20 on page 24.






Figure 20 • Version Information

Note: If the Host PC does not support Gen 2 slot, the design automatically changes to Gen 1 slot.

5. Click Demo Controls. Figure 21 shows the LED options and DIP switch status.




Figure 21 • Demo Controls

- 6. Click LEDs on GUI to ON/OFF the LEDs on the SmartFusion2 Advanced Development Kit Board.
- 7. Click Start LED ON/OFF Walk to blink the LEDs on SmartFusion2 Advanced Development Kit Board.
- 8. Click Stop LED ON/OFF Walk to stop the LEDs blinking.
- 9. Change the DIP switch positions (1 to 4) on the SmartFusion2 Advanced Development Kit Board (SW5) and observe the similar position of switches in GUI SWITCH MODULE.
- 10. Click Enable Interrupt Session to enable the PCle interrupt.



11. Press the push button **SW1** on the SmartFusion2 Advanced Development Kit Board and observe the interrupt count in the **Interrupt Counter** field, as shown in Figure 22.



Figure 22 • Interrupt Counter

12. Click Clear/Disable Interrupts to clear and disable the PCle interrupts.



13. Click **Config Space** to read details about the PCle configuration space. Figure 23 shows the PCle configuration space.




Figure 23 • Configuration Space

- 14. Click **PCIe R/W** to perform read and writes to LSRAM memory through **BAR1** space. Figure 24 on page 28 shows the **PCIe R/W** window.
- 15. Enter Address between 0x0000 to 0xFFFC range.



16. Enter Data. The data field accepts a 32-bit hexadecimal value.




Figure 24 • Perform Read and Write to LSRAM Using PCIe

17. Click Exit to quit the demo.

Running the Demo Design on Linux

- 1. Switch ON the power supply switch SW7 on the SmartFusion2 Advanced Development Kit Board.
- 2. Switch ON the Red Hat Linux Host PC.
- 3. Red Hat Linux Kernel detects the SmartFusion2 PCle end point as Actel Device.
- 4. On Linux Command Prompt Use lspci command to display the PCle info.
 - # lspci




Figure 25 • PCIe Device Detection

Drivers Installation

Enter the following commands in the Linux command prompt to install the PCIe drivers:

1. Create the **sf2** directory under the **home**/ directory using the following command:

```
# mkdir /home/sf2
```

- 2. Copy the M2S150_PCle_Control_Plane_DF/ design files folder under /home/sf2 directory, which contains the Linux PCle device driver files and Linux PCle application utility files.
- Copy the Linux PCIe Device Driver file (PCIe_Driver.zip) from M2S150_PCIe_Control_Plane_DF/ design files folder.

```
# cp -rf
```

```
/home/sf2/M2S150_PCIe_Control_Plane_DF/Linux_64bit/Drivers/PCIe_Driver.rar
/home/sf2
# unzip PCIe Driver.rar
```

/home/sf2 directory must contain the PCIe_Driver/ inc/ folders.

- 4. Execute ${\tt ls}$ command to display the contents of <code>/home/sf2</code> directory.
- 5. Change to *inc*/ directory by using the following command:

```
#cd /home/sf2/inc
```



6. Edit the board.h file for SmartFusion2 Advanced Development Kit Board as shown in Figure 26.

```
#vi board.h
#define SF2_ADV_KIT
#undef IGL2
#undef SF2_DEV_KIT
#undef SF2_EVAL_KIT
```

- 7. Enter [:wq] command to save the selected file.
- 8. Enter the following command to change the directory:

```
#cd /home/sf2/PCIe Driver
```

 Enter the make command on Linux Command Prompt to compile the Linux PCle device driver code.

```
#make clean [To clean any *.o, *.ko files]
#make
```

The kernel module, pci_chr_drv_ctrlpln.ko, is created in the same directory.

10. Enter insmod command to insert the Linux PCIe device driver as a module.

```
#insmod pci chr drv ctrlpln.ko
```

Note: Root privileges are required to execute this command.



Figure 26 • Edit board.h File






Figure 27 • PCle Device Driver Installation

11. After successful Linux PCle device driver installation, check /dev/MS_PCI_DEV got created by using the following Linux command:

```
#ls /dev/MS_PCI_DEV
```

Note: /dev/MS_PCI_DEV interface is used to access the SmartFusion2 PCle end point from Linux user space.

Linux PCIe Application Compilation and PCIe Control Plane Utility Creation

1. Change to the /home/sf2/ directory using the following command:

```
#cd /home/sf2
```

 Copy the Linux PCle application utility file (PCIe_App.zip) from M2S150_Control_Plane_DF/ design files folder.

```
# cp -rf /home/sf2/M2S150_PCIe_Control_Plane_DF/Linux_64bit/Util/PCIe_App.rar
/home/sf2
```

unzip PCIe_App.rar

/home/sf2 directory must contain PCIe_App/ folder along with <code>led_blink.sh</code> and <code>pcie</code> config.sh scripts.

Execute 1s command to display the contents of /home/sf2 directory.

1s

 Compile the Linux user space application pcie_appln_ctrlpln.c in /home/sf2/PCIe_App folder by using gcc command.

```
# cd /home/sf2/PCIe_App
# gcc -o pcie_ctrlplane pcie_appln_ctrlpln.c
```

After successful compilation, Linux PCIe application utility pcie_ctrlplane creates in the same directory.

5. On Linux Command Prompt, run the pcie ctrlplane utility as:

```
#./pcie_ctrlplane
```

6. Help menu is displayed as shown in Figure 28 on page 32.






Figure 28 • Linux PCle Application Utility





Execution of Linux PCIe Control Plane Features

LED Control

LED1 to LED8 is controlled by writing data to SmartFusion2 LED Control Registers.

- #./pcie_ctrlplane 1 0x000000FF [LED OFF]
- #./pcie_ctrlplane 1 0x00000000 [LED ON]




Figure 29 • Linux Command - LED Control

led_blink.sh contains the shell script code to perform the LED Walk ON, whereas Ctrl C exits the shell script and LED Walk turns OFF.

#sh led blink.sh

Run the led blink, sh shell script using the sh command.



DIP Switch Status

Dip Switch on SmartFusion2 Advanced Development Kit Board has four electric switches to hold the device configurations. Linux PCIe utility reads the corresponding switches (ON/OFF) state.

#./pcie_ctrlplane 4 [DIP Switch Status]




Figure 30 • Linux Command - DIP Switch





PCIe Configuration Space Display

PCIe configuration space contains the PCIe device data such as Vendor ID, Device ID, and Base Address 0.

Note: Root Privileges are required to execute this command.

#./pcie ctrlplane 5 1 [Read PCIe Configuration Space]




Figure 31 • Linux Command - PCle Configuration Space Display



PCle Link Speed and Width

Note: Root Privileges are required to execute this command.

#./pcie ctrlplane 5 2 [Read PCIe Link Speed and Link Width]




Figure 32 • Linux Command - PCle Link Speed and Width






Figure 33 • Linux Command - PCle Link Speed and Width



PCle Interrupt Control (Enable/Disable) and Interrupt Counter

SmartFusion2 Advanced Development Kit Board enables or disables the MSI interrupts by writing data to its PCIe configuration space. Interrupt Counter holds the number of MSI interrupts got triggered by pressing the **SW1** push button.

#. /pcie_ctrlplane 6 0 [Disable Interrupts]
#. /pcie_ctrlplane 6 1 [Enable Interrupts]
#. /pcie ctrlplane 7 [Interrupt Counter Value]




Figure 34 • Linux Command - PCle Interrupt Control

Conclusion

This demo describes how to access the PCIe EP and displays the device serial number feature of SmartFusion2 by implementing a low bandwidth control plane design with BFM simulation. It provides a GUI for easy control of PCIe EP device through Jungo drivers for windows platform. It also provides a Linux PCIe application for easy control of PCIe EP device through Linux PCIe Device Driver.



Appendix 1: SmartFusion2 Advanced Development Kit Board

Figure 35 shows the SmartFusion2 Advanced Development Kit Board.




Figure 35 • SmartFusion2 Advanced Development Kit Board





A – List of Changes

The following table shows important changes made in this document for each revision.

Date	Changes		Page
Revision 2 (January 2015)	Updated the document for Libero v11.5 software release (SAR 63979).		NA
Revision 1 (August 2014)	Initial release	A	NA





B - Product Support

Microsemi SoC Products Group backs its products with various support services, including Customer Service, Customer Technical Support Center, a website, electronic mail, and worldwide sales offices. This appendix contains information about contacting Microsemi SoC Products Group and using these support services.

Customer Service

Contact Customer Service for non-technical product support, such as product pricing, product upgrades, update information, order status, and authorization.

From North America, call 800.262.1060 From the rest of the world, call 650.318.4460 Fax, from anywhere in the world, 408.643.6913

Customer Technical Support Center

Microsemi SoC Products Group staffs its Customer Technical Support Center with highly skilled engineers who can help answer your hardware, software, and design questions about Microsemi SoC Products. The Customer Technical Support Center spends a great deal of time creating application notes, answers to common design cycle questions, documentation of known issues, and various FAQs. So, before you contact us, please visit our online resources. It is very likely we have already answered your questions.

Technical Support

For Microsemi SoC Products Support, visit http://www.microsemi.com/products/fpga-soc/designsupport/fpga-soc-support

Website

You can browse a variety of technical and non-technical information on the SoC home page, at www.microsemi.com/soc.

Contacting the Customer Technical Support Center

Highly skilled engineers staff the Technical Support Center. The Technical Support Center can be contacted by email or through the Microsemi SoC Products Group website.

Email

You can communicate your technical questions to our email address and receive answers back by email, fax, or phone. Also, if you have design problems, you can email your design files to receive assistance. We constantly monitor the email account throughout the day. When sending your request to us, please be sure to include your full name, company name, and your contact information for efficient processing of your request.

The technical support email address is soc_tech@microsemi.com.



My Cases

Microsemi SoC Products Group customers may submit and track technical cases online by going to My Cases.

Outside the U.S.

Customers needing assistance outside the US time zones can either contact technical support via email (soc_tech@microsemi.com) or contact a local sales office. Sales office listings can be found at www.microsemi.com/soc/company/contact/default.aspx.

ITAR Technical Support

For technical support on RH and RT FPGAs that are regulated by International Traffic in Arms Regulations (ITAR), contact us via soc_tech_itar@microsemi.com. Alternatively, within My Cases, select **Yes** in the ITAR drop-down list. For a complete list of ITAR-regulated Microsemi FPGAs, visit the ITAR web page.







Microsemi Corporate Headquarters
One Enterprise, Aliso Viejo,
CA 92656 USA

Within the USA: +1 (800) 713-4113 Outside the USA: +1 (949) 380-6100 Sales: +1 (949) 380-6136

Fax: +1 (949) 215-4996

E-mail: sales.support@microsemi.com

© 2015 Microsemi Corporation. All rights reserved. Microsemi and the Microsemi logo are trademarks of Microsemi Corporation. All other trademarks and service marks are the property of their respective owners.

Microsemi Corporation (Nasdaq: MSCC) offers a comprehensive portfolio of semiconductor and system solutions for communications, defense & security, aerospace and industrial markets. Products include high-performance and radiation-hardened analog mixed-signal integrated circuits, FPGAs, SoCs and ASICs; power management products; timing and synchronization devices and precise time solutions, setting the world's standard for time; voice processing devices; RF solutions; discrete components; security technologies and scalable anti-tamper products; Power-over-Ethernet ICs and midspans; as well as custom design capabilities and services. Microsemi is headquartered in Aliso Viejo, Calif., and has approximately 3,400 employees globally. Learn more at www.microsemi.com.

Microsemi makes no warranty, representation, or guarantee regarding the information contained herein or the suitability of its products and services for any particular purpose, nor does Microsemi assume any liability whatsoever arising out of the application or use of any product or circuit. The products sold hereunder and any other products sold by Microsemi have been subject to limited testing and should not be used in conjunction with mission-critical equipment or applications. Any performance specifications are believed to be reliable but are not verified, and Buyer must conduct and complete all performance and other testing of the products, alone and together with, or installed in, any end-products. Buyer shall not rely on any data and performance specifications or parameters provided by Microsemi. It is the Buyer's responsibility to independently determine suitability of any products and to test and verify the same. The information provided by Microsemi hereunder is provided "as is, where is" and with all faults, and the entire risk associated with such information is entirely with the Buyer. Microsemi does not grant, explicitly or implicitly, to any party any patent rights, licenses, or any other IP rights, whether with regard to such information itself or anything described by such information. Information provided in this document is proprietary to Microsemi, and Microsemi reserves the right to make any changes to the information in this document or to any products and services at any time without notice.