## UG0642

# User Guide Image Sharpening Filter

February 2018





## Contents

1	Revis	sion History	. 1
	1.1	Revision 4.0	. 1
	1.2	Revision 3.0	. 1
	1.3	Revision 2.0	. 1
	1.4	Revision 1.0	. 1
2	Intro	duction	. 2
3	Hard	ware Implementation	. 3
	3.1	Inputs and Outputs	. 4
	3.2	Configuration Parameters	. 5
	3.3	FSM Implementation	. 5
	3.4	Timing Diagram	. 7
	3.5	Testbench	. 7
	3.6	Simulation Results	15
	3.7	Resource Utilization	16



## **1** Revision History

The revision history describes the changes that were implemented in the document. The changes are listed by revision, starting with the most current publication.

## **1.1 Revision 4.0**

In revision 4.0 of this document, the Resource Utilization section and the Resource Utilization Report were updated. For more information, see Resource Utilization (see page 16).

## 1.2 Revision 3.0

The following changes were made in revision 3.0 of this document.

- Information about median filter was removed, and information about unsharp masking kernel was added. For more information, see Image Sharpening Filter Hardware Implementation (see page 3)
- Details about the Image Sharpening Filter test bench were added. For more information, see Test Bench (see page 7).

## **1.3** Revision 2.0

In revision 2.0 of this document, the document was updated to address SAR 76068.

## 1.4 Revision 1.0

Revision 1.0 was the first publication of this document



## 2 Introduction

Human perception is sensitive to the edges and fine details of an image. As images are composed of high-frequency components, the visual quality of an image degrades if the frequency components are attenuated or removed. Image sharpening encompasses any enhancement technique that highlights the edges and fine details of an image.

Image sharpening is done by adding to the original image a signal proportional to a high-pass filtered version of the image. This process, referred to as unsharp masking on a one-dimensional signal, involves two steps. The original image is first filtered by a high-pass filter that extracts the high-frequency components. A scaled version of the high-pass filter output is then added to the original image, thereby producing a sharpened image.

Unsharp masking produces an edge image from an input image using the following equation:

 $g(x, y) = f(x, y) - f_{smooth}(x, y)$ 

where,

g(x, y) = edge image

f(x, y) = input image

f<sub>smooth</sub> = smoothed image

The smoothed image is generated by applying mean filter on the input image.

The combined sharpening equation is:

 $f_{sharp}(x, y) = f(x, y) + k \times g(x, y)$ 

where,

k = sharpness factor whose value varies between 0.2 and 0.7, with the larger values providing increased sharpening. The value is multiplied by 64 to generate an integer value for ease of calculation.

The following illustration shows the block diagram of the image sharpening process.

#### Figure 1 • Image Sharpening Process Block Diagram





## 3 Hardware Implementation

Microsemi Image Sharpening Filter IP core—a part of Microsemi's imaging and video solutions IP suite— contains an unsharp masking algorithm with programmable gain for edge directions.

The Image Sharpening Filter hardware contains four one-line buffers storing one horizontal video line each. The incoming data stream fills these four buffers, one by one. In the design illustrated in this document, the median filter is implemented on a  $3 \times 3$  matrix, so three lines of the video form the  $3 \times 3$  window for the median. When the third buffer contains three pixel values, the read process is initiated.

Median filtering is only applied on channel Y. The Cb and Cr components are passed through the delay registers in order to be synchronized with channel Y. For channel Y, three pixels from each of the three video lines are read into three shift registers that form the  $3 \times 3$  2D array for median calculation. The shift registers are applied as input to the  $3 \times 3$  unsharp masking kernel, and the input is multiplied according to the unsharp kernel matrix shown in the following figure.

#### Figure 2 • Unsharp Masking Kernel Matrix

-1	-1	-1
-1	8	-1
-1	-1	-1

The new pixel column is shifted into the shift register, with the oldest data in the register being shifted out. The processed YCbCr value is sent to the sharpening equation to get the pixel sharpened. The sharpened pixels are sent out with a data valid signal. The 3 × 3 window moves from the left to right and from top to bottom for each frame.



The following illustration shows the block diagram of the Image Sharpening Filter hardware.



#### Figure 3 • Image Sharpening Filter Hardware

## 3.1 Inputs and Outputs

The following table lists the input and output ports of the Image Sharpening Filter.

## Table 1 • Image Sharpening Filter Ports

Signal Name	Description	Width	Description
RESET_n_1	Input		Active-low asynchronous reset signal to design.
SYS_CLK_I	Input		System clock.
Y_in_i	Input	[(g_DATAWIDTH / 3) –1:0]	Y pixel data input.
Cb_in_i	Input	[(g_DATAWIDTH / 3) –1:0]	Cb pixel data input.
Cr_in_i	Input	[(g_DATAWIDTH / 3) –1:0]	Cr pixel data input.
Data_In_VId_i	Input		Input data valid signal.



Power	Matters."
-------	-----------

Signal Name	Description	Width	Description
sharpness_K	Input	8 bits	Sharpness factor. Valid range is from 0.2 to 0.7. The value is multiplied by 64 to generate an integer value for ease of calculation.
Y_Out_o	Output	[(g_DATAWIDTH / 3) –1:0]	Y pixel data output.
Cb_Out_o	Output	[(g_DATAWIDTH / 3) – 1:0]	Cb pixel data output.
Cr_Out_o	Output	[(g_DATAWIDTH / 3) – 1:0]	Cr pixel data output.
data_Vld_out_o	Output		Output data valid signal.

## 3.2 Configuration Parameters

The following table lists the configuration parameters for the Image Sharpening Filter design.

Table 2 •	Configuration	Parameters
-----------	---------------	------------

Name	Description
g_DATAWIDTH	Defines Y data bit width
g_X_RES_WIDTH	Defines resolution bit width
g_DISPLAY_RESOLUTION	Defines the horizontal display resolution
g_VERT_DISPLAY_RESOLUTION	Defines the Vertical resolution data width

M These are generic parameters that vary based on the application requirements.

## 3.3 FSM Implementation

During the Image Sharpening Filter finite state machine (FSM) implementation, the FSM goes through the following states:

- idle: After the module is reset, the FSM goes into idle state and waits for the third pixel of the third line to be read. It then proceeds to check\_line\_compl.
- check\_line\_compl: The FSM waits for the output pixel count to be equal to the display resolution. It then proceeds to last\_line\_written.
- last\_line\_written: The FSM waits for the last input line. If the last line is written, it proceeds to check frame compl, else it proceeds to check input data.
- check\_input\_data: The FSM waits for the fourth pixel of the last line to be written into the line buffer. It then proceeds to check\_frame\_compl.
- check\_frame\_compl: The FSM waits for the output line count to be equal to the vertical resolution width. If the output is the last line, it proceeds to last\_line, else it goes to check\_line\_compl.
- last\_line: The FSM waits for the last output pixel of the last line and then moves back to idle state.



The following illustration shows the FSM implementation for the Image Sharpening Filter.







## **3.4** Timing Diagram

The following illustration shows the timing diagram of the Image Sharpening Filter.



#### Figure 5 • Image Sharpening Filter Timing Diagram

## 3.5 Testbench

To demonstrate the functionality of the Image Sharpen core, a sample test bench file ( Image\_Sharpen\_Filter\_tb.v) is available in the Stimulus Hierarchy (View > Windows > Stimulus Hierarchy), and a sample test bench input image file (rgb\_in.txt) is available in the stimulus directory within the Libero<sup>®</sup> SoC Files window (View > Windows > Files).

The following table lists the test bench parameters that can be configured according to the application, if necessary.

Name	Description
CLKPERIOD	Clock period
HEIGHT	Height of the image
WIDTH	Width of the image
WAIT	Number of clock cycles of delay between the transmission of one line of the input image and the next
IMAGE_FILE_NAME	Input image name

#### **Table 3 • Test Bench Configuration Parameters**

![](_page_9_Picture_1.jpeg)

The following steps describe how to simulate the core using the testbench.

1. In the Libero SoC Design Flow window, expand **Create Design**, and double-click **Create SmartDesign Testbench**, as shown in the following figure.

![](_page_9_Picture_4.jpeg)

### Figure 6 • Create SmartDesign Testbench

2. Enter a name for the SmartDesign test bench, and click OK.

### Figure 7 • Create New SmartDesign Testbench Dialog Box

Create New SmartDes	ign Testbench	8 ×
Name:		
Image_Sharpening_tb		
Set as Active Stimulus		
Help	OK	Cancel

A SmartDesign test bench is created, and a canvas appears to the right of the Design Flow pane.

![](_page_10_Picture_1.jpeg)

Power Matters.

3. In the Libero SoC Catalog (View > Windows > Catalog), expand **Solutions-Video**, and drag the Image Sharpen IP core onto the SmartDesign test bench canvas.

#### Figure 8 • Image Sharpen Core in Libero SoC Catalog

Cat	alog		₽×
		🍳 👻 🔲 Simulation Mode	<u> </u>
Na	me	Version	*
$\triangleright$	DSP		
$\triangleright$	I/O		
$\triangleright$	Macro Library		
⊳	Memory & Controllers		_
⊳	Peripherals		
	Processors		_
	SC/Tamper		
Þ	Solutions-MotorControl		_
4	Solutions-Video	101	
	Alpha Blending	1.0.1	_
	Bayer Interpolation	1.0.1	
	Display Controller	1.0.1	
	🍉 Image Edge Detection	1.0.1	=
	🖙 Image Enhancement	1.0.1	
	🖙 Image Sharpen	1.0.1	
	🖙 LVDS 7:1 Receiver	1.0.1	_
	🖙 LVDS 7:1 Transmitter	1.0.1	
	🖙 RGB To YCbCr	1.0.1	
	📾 SF2 DDR Memory Arbite	er 1.0.1	
	🖙 Scaler	1.0.1	
	🖙 Test Pattern Generator	1.0.1	
	🖙 YCbCr to RGB	1.0.1	
$\triangleright$	Solutions-WiredComms		
$\triangleright$	Tamper		-

The core appears on the canvas, as shown in the following figure.

#### Figure 9 • Image Sharpen Core on SmartDesign Test Bench Canvas SØ Image\_Sharpening\_tb\* ₽ × 01 А 6 ImageSharpenFilter 0 SYS CLK I Out\_0[7:0] Out\_0[7:0] Out\_0[7:0] Cb :01 Cr data\_VId\_out\_o [7:0]:0] . Data\_in\_Vid sharpness\_K[7:0] Ø₽ IP

![](_page_11_Picture_1.jpeg)

Power Matters."

4. Select all the ports of the core, right-click, and click **Promote to Top Level**, as shown in the following figure.

Figure 10 • Promote to Top Level Option

	₹ III A \ □
	SharpenFilter 0
SYS CLK I RESET N I	Y Out of7:01 Cb Out of7:01
Cb in i[7:0]	data_Vid_out_0
Data In 时	<u>Connect</u>
	Discolinect
DAE	QuickConnect Ctrl+K
	Edit Slice
	Promote to Top Level
	Clear Attribute
	Invert
	Tie Low
	Tie <u>H</u> igh
	Tie Constant
	Mark-Unused
	Add Pins to Group

![](_page_12_Picture_1.jpeg)

The ports are promoted to the top level, as shown in the following figure.

![](_page_12_Figure_3.jpeg)

#### Figure 11 • Image Sharpening Filter Ports Promoted to Top Level

5. To generate the Image Sharpening Filter SmartDesign component, click the Generate Component icon on the SmartDesign Toolbar, as shown in the following figure.

#### Figure 12 • Generate Component Icon

![](_page_12_Figure_7.jpeg)

A sample test bench input image file is created at:

...\Project\_name\component\Microsemi\SolutionCore\ImageSharpenFilter\1. 0.1\Stimulus

![](_page_13_Picture_1.jpeg)

- Power Matters."
- 6. In the Libero SoC Files window, right-click the simulation directory, and click **Import files...**, as shown in the following figure.

Figure 13 • Import Files Option

	₽×
	1
Import Files	
Import Folders	
and other a descent	
	Import Files Import Folders

![](_page_14_Picture_1.jpeg)

- 7. Do one of the following:
  - To import the sample test bench input image, browse to the sample test bench input image file, and click **Open**, as shown in the following figure.

#### Figure 14 • Input Image File Selection

ook in:	D:\UP_CORES\Image_Sharpening_tb\componentWicrosemi\SolutionCore\ImageSharpenFilter\1.0.1\Stimulus	0
My Co	nputer RGB_in.txt	
ile name:	GB_in.txt	Open
Files of type:	imulation Files (*.mem *.bfm *.dat *.txt *.do)	Cancel

• To import a different image, browse to the folder containing the image file, and click **Open**. The input image file appears in the simulation directory, as shown in the following figure.

### Figure 15 • Input Image File in Simulation Directory

![](_page_14_Figure_8.jpeg)

8. In the Stimulus Hierarchy, expand **Work**, and right-click the Image Sharpening Filter test bench file ( Image\_Sharpen\_Filter\_tb.v).

![](_page_15_Picture_1.jpeg)

9. Click Simulate Pre Synth Design, then click Open Interactively.

### Figure 16 • Open Interactively Option

Stimulus Hierarchy	5 ×	Reports 🗗	X StartPage 🗗 X
Show: Components *	Show Root Testbenches	🗟 💵 📭	
<ul> <li>Work</li> <li>CbCr2RGB_test (YCbCr2RGB_tb.v)</li> <li>sharpness_test (Image_Sharpen_Filter_tb.v)</li> </ul>	Instantiate in Image_Sha Open HDL File Check HDL File	arpening_tb	
	Simulate Pre-Synth Desi	ign 🕨	Open Interactively
	Copy File Path		Run

The ModelSim tool appears with the test bench file loaded onto it, as shown in the following figure.

![](_page_15_Figure_6.jpeg)

	Contraction of the local division of the loc		COLD N
File Edit View Compile Simulate Add Transc	cript Tools Layout Bookmarks	Window Help	
원·승규 등 문 (1 바람 민준) 대·	AIN	● * # == 田 100 50 美国 国語 第章   型型合   0 10 页 m // ● ② 田 段 第 * * *   * ● * L Univer Standarde	*
Colorvieward Alicolumia	19-9-9-9-9	「おおなあたた」、「「山山山」」「「小小・	
	X+ X 10 1%		
🕅 sm - Default 🛛 🛨 🖻	X Dejects	B & X a D./P. CORES.Smage. Sharpening. Butamponent/Microsens/SolutionCore/EnageSharpenFilter/1.0.1/Stimulus/Enage.Sharpen Filter B.v. (Johanpiness. test) - Default	
* Instance	* Thank 't B Hour?	sta use	12 S Tow 15
	A respect     Version     Version     Controllance     Version     Controllance     Version     V	Image: Second	
#vsim_clipacity#	J	while (/m 1= NAW, SIZE 24) we (dateValidCut v2p == 0) as (counter v v2z == HEIGHT))	
A Library D Manager Lat	alell at a	and Name and Name 1 and Name 2 and Name 2 and Name 2 Stores Stores Store 50	
Transcipt			184
	******************************	000000000000000000000000000000000000000	
CONCRETENCECCONCENCENCENCENCENCE     SUBJECT DI LI DI	coccossissississississississississi shellaftoi grantme coccossissississississississi ta words read on ling 192005 %h (sharpones_test (coccossississississississis) to (coccossissississississississississis)	opposed oppose	Sharpenfilter/1
concentration of the second seco	<pre>cecc.soc:soc:soc:soc:soc:soc:soc:soc:soc:soc:</pre>	00000000000000000000000000000000000000	Sharpenfilter/I
Conservation of the second secon	cccccccccccccccccccccccccccccccccccc	00000000000000000000000000000000000000	Ibergenfiltet/I
conservences         Subar Sharmers IF / Subar Sharmers IF / Theory of a Subar Sharmers Subar Sharmers S	control of the second sec	00000000000000000000000000000000000000	Sharpenfilter/I

10. If the simulation is interrupted because of the runtime limit in the DO file, use the run -all command to complete the simulation.

After the simulation is completed, the test bench output image file (.txt) appears in the simulation folder.

![](_page_16_Picture_1.jpeg)

## 3.6 Simulation Results

This section shows an image before and after being processed using the Image Sharpening Filter.

The following figure shows the input image.

## Figure 18 • Input Image

![](_page_16_Picture_6.jpeg)

The following figure shows the output image.

![](_page_16_Picture_8.jpeg)

## Figure 19 • Output Image

![](_page_17_Picture_1.jpeg)

## 3.7 Resource Utilization

The image sharpening filter block is implemented on an M2S150T SmartFusion<sup>®</sup>2 System-on-Chip (SoC) FPGA in the FC1152 package) and PolarFire FPGA (MPF300TS\_ES - 1FCG1152E package).

## Table 4 • Resource Utilization

Resource	Utilization
DFFs	1272
4-Input LUTs	1270
MACC	1
RAM1Kx18	15
RAM64x18	0

![](_page_18_Picture_1.jpeg)

![](_page_18_Picture_2.jpeg)

Power Matters."

Microsemi Corporate Headquarters One Enterprise, Aliso Viejo, CA 92656 USA Within the USA: +1 (800) 713-4113 Outside the USA: +1 (949) 380-6100 Fax: +1 (949) 215-4996 Email: sales.support@microsemi.com

© 2018 Microsemi Corporation. All rights reserved. Microsemi and the Microsemi logo are trademarks of Microsemi Corporation. All other trademarks and service marks are the property of their respective owners Microsemi makes no warranty, representation, or guarantee regarding the information contained herein or the suitability of its products and services for any particular purpose, nor does Microsemi assume any liability whatsoever arising out of the application or use of any product or circuit. The products sold hereunder and any other products sold by Microsemi have been subject to limited testing and should not be used in conjunction with mission-critical equipment or applications. Any performance specifications are believed to be reliable but are not verified, and Buyer must conduct and complete all performance and other testing of the products, alone and together with, or installed in, any end-products. Buyer shall not rely on any data and performance specifications or parameters provided by Microsemi. It is the Buyer's responsibility to independently determine suitability of any products and to test and verify the same. The information provided by Microsemi hereunder is provided "as i, where is" and with all faults, and the entire risk associated with such information is entirely with the Buyer. Microsemi does not grant, explicitly or implicitly, to any parta ny patent rights, licenses, or any other IP rights, whether with regard to such information itself or anything described by such information. Information provided in this document is proprietary to Microsemi and Microsemi reserves the right to make any changes to the information in this document or any products and services at any time without notice.

Microsemi Corporation (Nasdaq: MSCC) offers a comprehensive portfolio of semiconductor and system solutions for aerospace & defense, communications, data center and industrial markets. Products include high-performance and radiation-hardened analog mixed-signal integrated circuits, FPGAs, SoCs and ASICs; power management products; timing and synchronization devices and precise time solutions, setting the world's standard for time; voice processing devices; RF solutions; discrete components; enterprise storage and communication solutions; security technologies and scalable anti-tamper products; Ethernet solutions; Power-over-Ethernet ICs and midspans; as well as custom design capabilities and services. Microsemi is headquartered in Aliso Viejo, California, and has approximately 4.800 employees globally. Learn more at www.microsemi.com.

50200642