DG0624 Demo Guide RTG4 FPGA SERDES EPCS Protocol Design





a **MICROCHIP** company

Microsemi Headquarters

One Enterprise, Aliso Viejo, CA 92656 USA Within the USA: +1 (800) 713-4113 Outside the USA: +1 (949) 380-6100 Sales: +1 (949) 380-6136 Fax: +1 (949) 215-4996 Email: sales.support@microsemi.com www.microsemi.com

©2021 Microsemi, a wholly owned subsidiary of Microchip Technology Inc. All rights reserved. Microsemi and the Microsemi logo are registered trademarks of Microsemi Corporation. All other trademarks and service marks are the property of their respective owners. Microsemi makes no warranty, representation, or guarantee regarding the information contained herein or the suitability of its products and services for any particular purpose, nor does Microsemi assume any liability whatsoever arising out of the application or use of any product or circuit. The products sold hereunder and any other products sold by Microsemi have been subject to limited testing and should not be used in conjunction with mission-critical equipment or applications. Any performance specifications are believed to be reliable but are not verified, and Buyer must conduct and complete all performance and other testing of the products, alone and together with, or installed in, any end-products. Buyer shall not rely on any data and performance specifications or parameters provided by Microsemi. It is the Buyer's responsibility to independently determine suitability of any products and to test and verify the same. The information provided by Microsemi hereunder is provided "as is, where is" and with all faults, and the entire risk associated with such information is entirely with the Buyer. Microsemi does not grant, explicitly or implicitly, to any party any patent rights, licenses, or any other IP rights, whether with regard to such information itself or anything described by such information. Information provided in this document or to any products and services at any time without notice.

About Microsemi

Microsemi, a wholly owned subsidiary of Microchip Technology Inc. (Nasdaq: MCHP), offers a comprehensive portfolio of semiconductor and system solutions for aerospace & defense, communications, data center and industrial markets. Products include high-performance and radiation-hardened analog mixed-signal integrated circuits, FPGAs, SoCs and ASICs; power management products; timing and synchronization devices and precise time solutions, setting the world's standard for time; voice processing devices; RF solutions; discrete components; enterprise storage and communication solutions, security technologies and scalable anti-tamper products; Ethernet solutions; Power-over-Ethernet ICs and midspans; as well as custom design capabilities and services. Learn more at www.microsemi.com.



Contents

Revisi	on History	1
1.1	Revision 7.0	. 1
1.2	Revision 6.0	. 1
1.3	Revision 5.0	. 1
1.4	Revision 4.0	. 1
1.5	Revision 3.0	. 1
1.6	Revision 2.0	. 1
1.7	Revision 1.0	. 1
RTG4	FPGA SERDES EPCS Protocol Design	2
2.1	Design Requirements	. 3
2.2	Prerequisites	. 3
2.3	Demo Design	. 3
	2.3.1 Introduction	. 3
	2.3.2 Description	. 5
2.4	Setting Up the Demo Design	. 7
	2.4.1 Setting Up the Board	. 7
	2.4.2 Programming the Demo Design	. 0 Q
	2.4.4 Running the Demo Design	. 0
2.5	Conclusion	12
Appen	ndix 1: Programming the Device Using FlashPro Express	13
Annon	div 2: Pupping the TCL Script	16
Apper		10
Appen	ndix 3: Using RTG4 for Customer Design	17
5.1	Transmitter Section	17
5.2	Receiver Section	17
Annen	dix 1: Simulating the Design	18
Аррсп		10
Appen	ndix 5: Verifying Timing using SmartTime	20
Appen	ndix 6: GUI Status Signal	21
	Revisi 1.1 1.2 1.3 1.4 1.5 1.6 1.7 RTG4 2.1 2.2 2.3 2.4 2.5 Apper Apper 5.1 5.2 Apper Apper Apper	Revision History 11 Revision 7.0 12 Revision 5.0 13 Revision 5.0 14 Revision 3.0 15 Revision 3.0 16 Revision 2.0 1.7 Revision 1.0 RTG4 FPGA SERDES EPCS Protocol Design 2.1 Design Requirements 2.2 Prerequisites 2.3 Demo Design 2.3.1 Introduction 2.3.2 Description 2.4 Setting Up the Demo Design 2.4.1 Setting Up the Board 2.4.2 Programming the Demo Design 2.4.3 Installing the Demo GUI 2.4.4 Running the Demo Design 2.5 Conclusion Appendix 1: Programming the Device Using FlashPro Express Appendix 2: Running the TCL Script Appendix 3: Using RTG4 for Customer Design 5.1 Transmitter Section 5.2 Receiver Section Appendix 4: Simulating the Design 5.2 Verifying Timing using SmartTime Appendix 5: Verifying Timing using SmartTime Appendix 6: GUI Statu





Figure 1	Design Files Top-Level Structure	. 4
Figure 2	RTG4 Demo Design Files Top-Level Structure	. 4
Figure 3	Demo Design Block Diagram	. 5
Figure 4	TX and RX Interface RTL Blocks	. 6
Figure 5	RTG4 Development Kit Board	. 8
Figure 6	GUI Set Up Window	. 9
Figure 7	GUI Setup Progress Bar	10
Figure 8	EPCS Demo GUI Window	11
Figure 9	Sample GUI Window	12
Figure 10	FlashPro Express Job Project	13
Figure 11	New Job Project from FlashPro Express Job	14
Figure 12	Programming the Device	14
Figure 13	FlashPro Express—RUN PASSED	15
Figure 14	Replacing Demo Design with Customer Design	17
Figure 15	Organizing Simulation Testbench in Project	18
Figure 16	Simulating the Design	19
Figure 17	Simulation Waveform Window	19
Figure 18	Verify Timing	20
Figure 19	SmartTime	20
Figure 20	SmartTime Session	20



Tables

Table 1	Design Requirements	3
Table 2	Jumper Settings	7
Table 3	GUI Status Signals	1



1 Revision History

The revision history describes the changes that were implemented in the document. The changes are listed by revision, starting with the most current publication.

1.1 Revision 7.0

The following is a summary of the changes made in this revision.

- Updated Figure 2 on page 4.
- Added a note in Appendix 4: Simulating the Design, page 18 after the Figure 15, page 18.

1.2 Revision 6.0

Updated "Setting Up the Board" section step 4, CDM_2.08.24_WHQL_Certified.zip web link.

1.3 Revision 5.0

The following is a summary of the changes made in this revision.

- Added Appendix 1: Programming the Device Using FlashPro Express, page 13.
- Added Appendix 2: Running the TCL Script, page 16.
- Removed the references to Libero version numbers.

1.4 Revision 4.0

Updated the document for Libero v11.8 SP1 software release.

1.5 Revision 3.0

Updated the document for Libero v11.8 SP2 software release.

1.6 Revision 2.0

Updated the document for Libero v11.7 software release.

1.7 Revision 1.0

Revision 1.0 is the first publication of this document.



2 RTG4 FPGA SERDES EPCS Protocol Design

The RTG4[™] devices have embedded high-speed SERDES blocks that can support data rates between 1 Gbps and 3.125 Gbps. The high-speed serial interface block supports several serial communication standards. The RTG4 SERDES block integrates several functional blocks to support multiple high-speed serial protocols within the FPGA.

The EPCS mode exposes the SERDES lanes directly to the fabric and configures the SERDES block in physical media attachment (PMA) only mode. In the EPCS mode, the peripheral component interconnect express (PCIe[®]) and ten Gigabit attachment unit interface (XAUI) PCS logic in the SERDES block is bypassed. However, the PCS logic can be implemented in the FPGA fabric, and the EPCS interface signals of the SERDES block can be connected to the user protocol. This allows any user-defined high-speed serial protocol to be implemented in the RTG4 device.

In conjunction with EPCS, the available CorePCS IP module supports programmable 8B10B encoding and decoding. 8B10B is commonly used in protocols that are not included in the SERDES block by the Microsemi system-on-chip (SoC) high-speed SERDES interface. Therefore, the CorePCS IP module can be used with these protocols. It can be configured as a transmitter only, receiver only, or both transmitter and receiver. Word alignment support is included in the receiver. It can also be configured to support 10-bit or 20-bit EPCS data. For more information about this, refer to *CorePCS Handbook*.

The SERDES blocks are completely configurable. Initial register settings of the SERDES blocks are required at run-time. This demonstration design initializes the SERDES configuration registers using the SERDES block that has a built-in initialization state machine. The state machine loads the SERDES block with the correct register settings on power up or assertion of DEVRST.

This demo describes the following:

- EPCS interface of the RTG4 device with High-Speed Serial Interface (PCIe, EPCS, XAUI) with initialization.
- Using CorePCS IP modules for customized applications.



2.1 Design Requirements

Table 1 lists the design requirements to run the design.

Table 1 • Design Requirements

Requirement	Version
Hardware	
 RTG4 Development Kit: USB 2.0 cable 12 V, 5A AC power adapter and cords 	Rev B or later
SMA Male to SMA Male Loopback Cables	2- SMA Male-to-SMA Male Precision Cables, such as Pasternack Industries part number PE39429-12 (or equivalent)
Host PC or Laptop	64-bit Windows 7 and 10
Software	
Libero [®] System-on-Chip (SoC)	Note: Refer to the readme.txt file provided in the design
FlashPro Express	files for the software versions used with this reference design.
GUI Software	
Host PC Drivers for FlashPro5	USB to UART drivers
Framework	Microsoft .NET Framework 4 client for launching demo GUI

Note: Libero SmartDesign and configuration screen shots shown in this guide are for illustration purpose only. Open the Libero design to see the latest updates.

2.2 **Prerequisites**

Before you start:

Download and install Libero SoC (as indicated in the website for this design) on the host PC from the following location: *https://www.microsemi.com/product-directory/design-resources/1750-libero-soc*

2.3 Demo Design

2.3.1 Introduction

The demo design files are available for download from the following path in the Microsemi website: http://soc.microsemi.com/download/rsc/?f=rtg4_dg0624_df

The demo design files include the following:

- GUI
- Libero_Project
- Programming_Job
- TCL_Scripts



Figure 1 • Design Files Top-Level Structure



Figure 2 shows the top-level structure of the RTG4 design files.

Figure 2 • RTG4 Demo Design Files Top-Level Structure



This example design demonstrates transmitting a pseudo-random binary sequence (PRBS) or counting pattern over the RTG4 high-speed SERDES interface. The SERDES block is configured for 2.5 Gbps operational speed. The PRBS pattern is sent over Lane 0, and a counting 8B10B encoded pattern is used with Lane 1 of the SERDES block.

- Demo 1: Lane 0 traffic is sent directly from the fabric based PRBS generator to the SERDES block and off-chip to test SMA connections. Input SMA connectors are routed to the SERDES receiver pins to bring the data back into the device to the fabric based pattern checker. External SMA cables complete the TX to RX loopback circuit.
- Demo 2: Lane 1 includes a pattern generator and checker that also utilizes the CorePCS IP module in the data path. The CorePCS IP module provides simple 8b/10b encoding and decoding functionality. The loopback is done on-chip.

Note: Lane 2 and Lane 3 are not used.



Figure 3 • Demo Design Block Diagram



2.3.2 Description

The hardware design for the implementation includes a PRBS and count pattern generator, PRBS sequence and count pattern checker, error counter, RX and TX fabric interface blocks, delay line, UART and output select control and high-speed serial interface block connected to the RTG4 SERDES block. Each of these blocks is explained in the following sections:

- PRBS7 Generator, page 6
- Count Generator, page 6
- PRBS7 Checker, page 6
- Count Checker, page 6
- RX and TX Interface, page 6



2.3.2.1 PRBS7 Generator

The generator implements the PRBS7 polynomial (x^7+x^6+1) and generates a continuous sequence of PRBS7 patterns of 10 bits each. Each 10-bit transmission from the generator occurs at a frequency of 39.3 MHz. The PRBS generator module runs at 125 MHz.

2.3.2.2 Count Generator

The count generator module implements a count pattern used to drive the CorePCS 8b10b encoder. Packets created in the count generator are separated by a K28.5 character. The payload of the packet is a simple counting pattern.

2.3.2.3 PRBS7 Checker

The PRBS7 checker checks for valid PRBS sequences. If the received sequence does not match with the one transmitted by the generator, the checker indicates an error. The checker also implements an error counter, which is incremented for each error in the received PRBS sequence.

2.3.2.4 Count Checker

The count checker module checks for a valid count pattern received from the CorePCS 8b10b decoder. The count checker checks each packet for the embedded count pattern used as the payload of the packet.

2.3.2.5 RX and TX Interface

RX and TX interface modules manage the timing relationships of the clock and data from the EPCS interface to the FPGA fabric when the global clocks are not used.

Figure 4 • TX and RX Interface RTL Blocks





2.3.2.6 CoreUART, FabUART, and Output Select Modules

The COREUART module communicates with the UART interface on the RTG4 Development Kit. FabUART and Output select modules are glue logic modules to connect the PRBS generator and checker control and error reporting signals to the GUI that communicates to the device over UART. The Output Select block multiplexes status signals like Error, Error count, and Lock signals from Lane 0 and Lane 1. Depending on the Lane selection, it feeds the corresponding status signals onto the UART.

2.3.2.7 SERDES

The RTG4 high-speed SERDES is a hard IP block on-chip that supports rates up to 3.125 Gbps. The SERDES block offers embedded protocol support for PCIe and XAUI. The SERDES block also supports the EPCS interface, which can be used for custom protocols. This Demo uses the SERDES block in the EPCS protocol. For more information about the SERDES block, refer to *UG0567: RTG4 FPGA High Speed Serial Interfaces User Guide*. In this design, the SERDESIF block is configured to be 20-bit wide, 125 MHz REFCLK, and 2.5 Gbps.

2.3.2.8 Clocking

The two different types of clock domains in the EPCS demo design are:

- Control Plane Clock: Used for initialization of the SERDES block, UART, and Output Select. The control plane clock is sourced by the Fabric PLL and is passed to the control blocks at a 50 MHz rate.
- EPCS interface output Clock: Each SERDES lane provides an output clock for the transmitter and the receiver. The transmit clock is used to clock epcs_tx_intf and reminder of the transmit data path. The receive clock is used to clock epcs_rx_intf and the remainder of the receive path.

2.4 Setting Up the Demo Design

2.4.1 Setting Up the Board

The following steps describe how to set up the hardware demo for the RTG4 Development Kit:

1. Connect the jumpers on the board, as shown in Table 2.

The following table lists the jumper settings.

Jumper	Pin (From)	Pin (To)	Comments
J11, J17, J19, J23, J26, J21, J32, J27, J28	1	2	Default
J16	2	3	Default
J33	1	2	Default
	3	4	

Table 2 • Jumper Settings

- **Note:** Ensure that the power supply switch, **SW6** is switched OFF while connecting the jumpers on the RTG4 Development Kit.
 - 2. Connect the host PC or Laptop to the J47 connector using the USB min-B cable. This serves as both the FlashPro5 programmer interface and the UART control interface for the demo GUI.
 - 3. Connect 12 V 6 A-power jack to the J9 power connector.
 - Ensure that the USB to UART bridge drivers are automatically detected. If USB to UART bridge drivers are not installed, download and install the drivers from: www.microsemi.com/soc/documents/CDM_2.08.24_WHQL_Certified.zip
 - 5. Install the SMA Male to SMA Male connectors (J49 to J50 and J58 to J59).



Figure 5 shows the RTG4 Development Kit board.





2.4.2 Programming the Demo Design

To program the RTG4 Development Kit with the job file provided as part of the design files using FlashPro Express software, refer to Appendix 1: Programming the Device Using FlashPro Express, page 13.



2.4.3 Installing the Demo GUI

The following steps describe how to run the installer if the GUI is used for the first time:

- 1. Download the design files from: http://soc.microsemi.com/download/rsc/?f=rtg4_dg0624_df
- 2. Open GUI_Installer > Volume > setup.exe.
- Click Yes for any message from User Account Control. The Destination Directory window is displayed with the default locations, as shown in Figure 6.
- 4. Click Next.

Figure 6 • GUI Set Up Window

U EPCS_RTG4	
Destination Directory Select the primary installation directory.	
All software will be installed in the following locations. To install software into a different location, click the Browse button and select another directory.	
Directory for EPCS_RTG4	
	Browse
Directory for National Instruments products	
C:\Program Files (x86)\National Instruments\	Browse

5. Follow the instructions in the GUI to start the installation the installation.

Note: Accept the license agreement and click Next in the Summary dialog box.



A progress bar shows the progress of installation, as shown in Figure 7.

Figure 7 • GUI Setup Progress Bar

U EPCS_RTG4	
Overall Progress: 2% Complete	
<pre></pre>	Cancel

- 6. Wait for the installation to complete. After successful installation, **Installation Complete** message is displayed.
- 7. Click Finish.
- 8. Restart the computer before using the installed GUI.



2.4.4 Running the Demo Design

The following steps describe how to run the demo design:

1. Open **Programs > EPCS_RTG4**.

Figure 8 shows the GUI window.

Figure 8 • EPCS Demo GUI Window

SERDES EPCS RTG4 Demo	Ver 1.2		—		\times
🛇 Microsemi.	SERDES EP	CS DEM	C		
COM13	~	Scan	Co	onnect	
Lane Selection		Status			
● LANE 0	O LANE 1		Host	Connec	tion
			Seria	l Link	
Generate Error	Clear Error		Rx Lo	ock	
			Rx E	rror	
START	STOP	0	Erro	rCount	
	Exit	R	T	5 4	тм

The drop-down list for ports has the list of serial ports available on the Host PC. The working ports are enabled and the unavailable ports are grayed out.

- 2. Click **Connect** to connect the Host PC to the hardware through the selected port. The status signals indicate the status of the complete system operation.
- 3. Select the desired lane. Either Lane 0 or Lane 1 can be individually tested.
- 4. Click **Start** to start the EPCS Demo. The PRBS7 data (or Count data) is sent over the serial transmit link. It is then received by the receiver and checked for any errors. The status can be monitored using the status signals in the GUI at any time. For more information about the status signals, refer to Appendix 6: GUI Status Signal, page 21.
- 5. Click Stop to stop the EPCS demo.
- 6. Click **Exit** to exit the GUI.



Figure 9 shows a sample GUI window during an error free operation of the SERDES EPCS demo.

Figure 9 • Sample GUI Window



2.5 Conclusion

This demo describes the EPCS interface of the RTG4 device, the use of the self-initializing SERDES block and CorePCS IP modules, and how to use them for customized applications. This demonstration design allows users to see an actual implementation of the RTG4 SERDES block on the development kit. The design shows data traffic into and out of the block. It can be used for signal quality analysis of the SERDES transmitters as well as demonstrate error free data looped between the RTG4 transmitter and receiver of the SERDES block.



3 Appendix 1: Programming the Device Using FlashPro Express

This section describes how to program the RTG4 device with the programming job file using FlashPro Express.

To program the device, perform the following steps:

- 1. Ensure that the jumper settings on the board are the same as those listed in *Table 3 of UG0617: RTG4 Development Kit User Guide*.
- 2. Optionally, jumper **J32** can be set to connect pins 2-3 when using an external FlashPro4, FlashPro5, or FlashPro6 programmer instead of the default jumper setting to use the embedded FlashPro5.
- **Note:** The power supply switch, **SW6** must be switched **OFF** while making the jumper connections.
 - 3. Connect the power supply cable to the **J9** connector on the board.
 - 4. Power **ON** the power supply switch **SW6**.
 - 5. If using the embedded FlashPro5, connect the USB cable to connector **J47** and the host PC. Alternatively, if using an external programmer, connect the ribbon cable to the JTAG header **J22** and connect the programmer to the host PC.
 - 6. On the host PC, launch the FlashPro Express software.
 - 7. Click **New** or select **New Job Project from FlashPro Express Job** from **Project** menu to create a new job project, as shown in Figure 10.

Figure 10 • FlashPro Express Job Project

Jeet East Hen Hoghammer Heip		FlashPro Express	
Job Projects		Project Edit View Programmer Help	
		New Job Project from FlashPro Express Job	Ctrl+N
New		🚰 Open Job Project	Ctrl+O
Open		× Close Job Project	
		Save Job Project	Ctrl+Shift+A
Recent Projects	or	Set Log File	
		Export Log File	
		Preferences	
		Execute Script	Ctrl+U
		Export Script File	
		Recent Projects	,
		Evit	Ctrl+O

- 8. Enter the following in the New Job Project from FlashPro Express Job dialog box:
- **Programming job file:** Click **Browse**, and navigate to the location where the .job file is located and select the file. The default location is:

<download_folder>\rtg4_dg0624_df\Programming_Job

• FlashPro Express job project location: Click Browse and navigate to the desired FlashPro Express project location.



Figure 11 • New Job Project from FlashPro Express Job

EP Create New Job Project	×
Import HashPro Express job file 3_PCIe_SGDMA\rtg4_dg0713_df\Programming_Job\top.job Browse	
 Construct automatically (developer mode) Connected programmers: Refresh Programming interface: JTAG FlashPro Express job project name: top 	
FlashPro Express job project location: C:\JUNK\RTG4 Browse	
Help OK Cancel	

- 9. Click **OK**. The required programming file is selected and ready to be programmed in the device.
- 10. The FlashPro Express window appears as shown in Figure 12. Confirm that a programmer number appears in the Programmer field. If it does not, confirm the board connections and click **Refresh/Rescan** Programmers.

Figure 12 • Programming the Device

Programmer	Programmer	1 RT4G150	۲
		¢ TDO	TDI ¢
1 🚺 🗹 S201QVPTI	IDLE	IDLE	E.
		2	

11. Click **RUN**. When the device is programmed successfully, a **RUN PASSED** status is displayed as shown in Figure 13.



Figure 13 • FlashPro Express—RUN PASSED

t Edit View Programmer Help	e\Nov_2020_update\QR_12pb\test_FPExpress\top\top.pro - JIAG Programming Interface*	-	
resh/Rescan Programmers			
Programmer	П RT4GI50 П Ф ТБО ТБІ Ф		
S201QVPTI RUN PASSED	PASSED		
RAM I	1 PROGRAMMER(S) PASSED		
RUN	1 PROGRAMMER(S) PASSED		
RAM TRUN	1 PROGRAMMER(S) PASSED		

12. Close FlashPro Express or click Exit in the Project tab.



4 Appendix 2: Running the TCL Script

TCL scripts are provided in the design files folder under directory TCL_Scripts. If required, the design flow can be reproduced from Design Implementation till generation of job file.

To run the TCL, follow the steps below:

- 1. Launch the Libero software
- 2. Select Project > Execute Script....
- 3. Click Browse and select script.tcl from the downloaded TCL_Scripts directory.
- 4. Click Run.

After successful execution of TCL script, Libero project is created within TCL_Scripts directory.

For more information about TCL scripts, refer to rtg4_dg0624_df/TCL_Scripts/readme.txt.

Refer to *Libero® SoC TCL Command Reference Guide* for more details on TCL commands. Contact Technical Support for any queries encountered when running the TCL script.



5 Appendix 3: Using RTG4 for Customer Design

5.1 Transmitter Section

The PRBS7 generator in the transmitter section can be replaced with the customer data generator. The data generator is interfaced with the TX Interface block as shown in Figure 14.

5.2 Receiver Section

The PRBS7 checker in the receiver section can be replaced with the data receiver in the customer design. The data receiver takes input from the RX Interface, as shown in Figure 14.

Figure 14 • Replacing Demo Design with Customer Design



This demo is targeted for RTG4150. It is recommended to use a clock resource to reduce the clock injection time into the fabric. This is done by instantiating an RCLKINT library element on the clock outputs of SERDESIF EPCS TX_CLK and RX_CLK.

The interface blocks for the transmitter and receiver are also recommended to achieve timing closure. These blocks employ a scheme specifically designed for the RTG4 family and optimize the interface for both setups and hold when not using the global clocks. These blocks must be used exactly from this demo design in all EPCS designs. Verilog HDL is used in this tutorial. VHDL modules are available in the SOURCE Directory.



6 Appendix 4: Simulating the Design

Figure 15 • Organizing Simulation Testbench in Project

se se	the Remove button to remove Stimulus files. the Up/Down arrow buttons to specify the order list of files organized by	of the Stimulus files whe	n they'	re passed to the t	tool.			
	🔘 Libero (default list)							
	User							•
_	Stimulus files in the project	Origin	*]	[Associated Stimulus files		Origin
	coreparameters.v	User			1	EPCS_TOP_tb.v	User	
2	coreparameters.v	User	E	Add ->				
3	coreparameters.v	User			8			
ļ	coreparameters.v	SERDES_Block						
5	bfm_ahbtoapb.v	SERDES_Block		the Dama				
;	bfm_apb.v	SERDES_Block		- Remove	2			
	bfm_apbslave.v	SERDES_Block						
			-					

Note: In the Sync_fsm.v file, under corePCS change the value for the parameter TRIGGER to 0100 from 1010.

The following steps describe how to simulate the design:

- 1. Import the testbench tb.v file to the Libero project.
- 2. Right-click Simulate and select Organize Input files > Organize Stimulus Files to setup the EPCS TOP TB.v file for simulation, as shown in Figure 15.
- 3. Import the wave.do file to the Simulation folder of the Libero project.

Note: wave.do and EPCS_TOP_TB.v files are available in the Test benches folder of EPCS_Demo project.

- 4. Go to Project > Project Settings > waveforms and select Include DO file check box.
- 5. Change the **Simulation runtime** to **2 us** using the **Do File** option under **Project Settings**. In the **Simulation options > DO** file window, ensure the Testbench module name and Top level instance name are proper, according to the testbench file.
- 6. Select vsim command under Project Settings and change the resolution to 1 ps.
- 7. Click **Save** to save the settings.
- 8. Right-click Simulate in the Libero Design Flow and select Open Interactively.

The design is simulated through a test bench. The testbench simulates the high-speed serial interface block in the EPCS mode. To run the simulation, double-click **Simulate** under **Verify Pre-Synthesized Design** in the **Design Flow** tab of the Libero project, as shown in Figure 16.



Figure 16 • Simulating the Design



Observe the simulation results for Lane0 and Lane1.

The simulation automatically runs from the testbench and shows data on the lanes, generates and checks the results. The simulation posts messages to the log indicating the various steps of the SERDES initialization and operation.

Once the simulation moves to the operational phase, use Run -all to continue with the testbench.

After the simulation, the Simulation Waveform window is displayed, as shown in Figure 17.

Figure 17 • Simulation Waveform Window



7 Appendix 5: Verifying Timing using SmartTime

SmartTime is a gate-level static timing analysis tool. Using SmartTime, user can perform the following steps to complete a timing analysis of the design and ensure that all timing constraints are met. The design operates at the desired speed with the right amount of margin across all operating conditions. For more information, refer to *SmartTime for Libero SoC User's Guide*.

1. Double-click **Verify Timing**. The Libero software will perform a timing check and report any timing violations.

Figure 18 • Verify Timing

SmartTime is an interactive tool that can be invoked from the Design Flow pane.

- 2. Double-click Open SmartTime.
- Figure 19 SmartTime

SmartTime window is displayed in Max Delay Analysis View, as shown in Figure 20, page 20. It shows the setup or hold time violations that cause design issues in the hardware.

Figure 20 • SmartTime Session

me - [Maximum Delay Analysis view]	No. 2 File Carter Street									<u>(</u>	
dit View Jools Help											
7 🔁 🖓 🍛 🖌 🖉 📾 🖂											
lay Analysis Wew											
											-
Contraction and the second											
Analysis for scenario											
Print y	From *		TO ×								
Summary) I								
C LIK2 PAD							1				
Pagister to Pagister	customize table							Appry Hiter	Store Fite	Rese	21.0
External Sature											
Cleak to Output											1T
Devidente formeteren	Source Pin		Sink Pin			Dela	/ Slack	Arrival	Required	Setup	
Register to Asynchronous						(ns)	(ns)	(ns)	(ns)	(ns)	
External Recovery	1 SERDES BLOCK O/PCIE SERDES IF O/PADDRS FI81:CLK										
Asynchronous to Register											
9 EPCS_REFCLK	2 SERDES BLOCK O/PCIE SERDES IF O/SERDESIF INST/INST PCIE IP:APB S PCLK	s	ERDES BLOCK D/COREABC D/STD ACCUM ZERO:D			8.1	17 1.07	9 13.286	14.365	0.367	<i>,</i> –
Register to Register		-									
External Setup	3 SERDES BLOCK ORCTE SERDES TE ORIGINAS E[3]-CLK	9	ERDES BLOCK DIRCTE SERDES TE DISERDESTE INSTITUST POTE TRIAPRIS PADOR	3		2.0	86 1.08	4 6.822	7 905	2 247	,
Clock to Output	a analysis of a subsection of the subsection of the	-									Т
Register to Asynchronous	4 SEPTES BLOCK OBCTE SEPTES TE OBATTRES E[9]-CIK		EPTES BLOCK ABOTE SEPTES TE A/SEPTESTE THIST/HUST DOTE TO ADE S DATION	01		1.7	20 1 20	6 6 477	7 779	2 375	÷
External Recovery	 andro-brook_olicat_brooks_h_oli keeks_ [olicak 	1		-1				0.072		2.5/5	1
Asynchronous to Register	E CEDDEC BLOCK OBCTE CEDDEC TE ODIODOC ETELOX		STORE B OCY ADDRE SEDDER IS ANOTHER INSTANCT OCIE ID ADD C DADDR				69 1 20	7 6 305	7 70 7	2.461	÷
EPCS_TOP_RTG4FCCC_0_RTG4FCCC GL	3 Jahbes_acook_o/Peac_behoes_ir_o/Phobkas_roj/cok	0	schola jacook_operic_acholas_in_opackolasin_instrintst _eric_interpa_mook	31		1.0	00 1.30	0.355	7.702	2.451	1
 Register to Register 				100					0.007	1.057	+
External Setup	0 20KDC2_0LOOV_0/MCIC_0CKDC2_1L_0/MMDAIA210_L[5]:CTV	5	EKNES DIOOK JUMATE SEKNES TE "NOEKNESTE TWO I INVE I BATE THAND S "BAANDAI"	12		2.1	39 1.42	2 0.075	0.297	1.000	1
Clock to Output											+
Register to Asynchronous	7 SERDES_BLOCK_0/PCIE_SERDES_IF_0/PADDRS_F[7]:COK	5	eRDES_BLOCK_0/PCIE_SERDES_IF_0/SERDESIF_INS1/INS1_PCIE_IP:AP8_S_PADOR	.4		1.7	09 1.46	2 6.445	7.907	2.240	1
External Recovery							-				+
Asynchronous to Register	8 SERDES_BLOCK_0/PCIE_SERDES_IF_0/PADDRS_F(4):CLK	s	ERDES_BLOCK_0/PCIE_SERDES_IF_0/SERDESIF_INST/INST_PCIE_IP:APB_S_PADOR	4		1.7	02 1.46	8 6.438	7.906	2.247	4
·							_				+
	9 SERDES_BLOCK_0/PCIE_SERDES_IF_0/PWDATAS16_F[0]:CLK	s	REDES_BLOCK_0/PCIE_SERDES_IF_0/SERDESIF_INST/INST_PCIE_IP:APB_S_PWDAT	A[0]		2.1	22 1.49	1 6.858	8.349	1.804	1
							_				1
	10 SERDES_BLOCK_0/PCIE_SERDES_IF_0/PADDRS_F[12]:CLK	S	ERDES_BLOCK_0/PCIE_SERDES_JF_0/SERDESIF_JINST/INST_PCIE_JP:APB_S_PADOR	12]		1.3	50 1.50	4 6.377	7.881	2.272	4
							_				
	11 SERDES_BLOCK_0/PCIE_SERDES_JF_0/PENABLES_F:CLK	s	ERDES_BLOCK_0/PCIE_SERDES_IF_0/SERDESIF_INST/INST_PCIE_IP:APB_S_PENABL	E		1.7	68 1.54	2 6.504	8.046	2.107	1
	12 SERDES_BLOCK_0/PCIE_SERDES_IF_0/PSELS16_F:CLK	s	ERDES_BLOCK_0/PCIE_SERDES_IF_0/SERDESIF_INST/INST_PCIE_IP:APB_S_PSEL			1.5	89 1.57	1 6.325	7.896	2.257	1
	13 SERDES_BLOCK_0/PCIE_SERDES_IF_0/PADDRS_F[6]:CLK	s	ERDES_BLOCK_0/PCIE_SERDES_IF_0/SERDESIF_INST/INST_PCIE_IP:APB_S_PADOR	6]		1.4	66 1.61	1 6.200	7.811	2.342	2
	14 SERDES_BLOCK_0/PCIE_SERDES_IF_0/PADDRS_F[10]:CLK	S	ERDES_BLOCK_0/PCIE_SERDES_IF_0/SERDESIF_INST/INST_PCIE_IP:APB_S_PADOR	10]		1.4	69 1.64	3 6.196	7.839	2.314	÷
	15 SERDES BLOCK O/PCIE SERDES IF O/PWRITES F;CLK	s	ERDES BLOCK 0/PCIE SERDES IF 0/SERDESIF INST/INST PCIE IP:APB S PWRITE			1.7	11 1.65	8 6.447	8,105	2.048	зT
	16 SERDES BLOCK O/PCIE SERDES IE O/PADDRS E[2]:CLK	s	ERDES BLOCK O/PCIE SERDES IF O/SERDESIF INST/INST PCIE IP:APB & PADOR	21		1.4	90 1.66	7 6.217	7.884	2,269	۰T
	() () () () () () () () () ()										
		*	N.		0	0.1 T.1					-
	Name	type	rvet	Macro	Up	Delay lotal	Fanout	:age			
	4 Summary										
	data required time					7.68					
	data arrival time					6.810					
	slack					0.878					
	4 Data_arrival_time_calculation										
	EPCS_TOP_RTG4FCCC_0_RTG4FCCC GL0_net_inferred_clock					0.000 0.000					
	RTG4FCCC_0/CCC_INST/INST_CCC_IP:GL0	Clock source			+	0.000 0.000	f				
	RTG4FCCC_0/GL0_INST:An	net	RTG4FCCC_0/GL0_net		+	1.673 1.673	f				
	RTG4FCCC 0/GL0 INST:Y	cell		ADLIB:GBR		1.098 2.771	7 f				
	RTG4FCCC_0/GL0_INST/U0_RGB1_RGB0:An	net	RTG4FCCC_0/GL0_INST/U0_Y		+	0.902 3.673	f				
	RTG4FCCC 0/GL0 INST/U0 RGB1 RGB0:YR	cell		ADLIB:RGB	+	0.642 4.31	36 f				
	SERDES BLOCK 0/PCIE SERDES IF 0/PADDRS FI81-CLK	net	RTG4ECCC 0/GL0 INST/U0 RGR1 RGR0 robr net 1		+	0.421 4.730					
	SERDES BLOCK 0/PCIE SERDES IE 0/PADDRS FI81:0	cell		ADUB:SLE RT	+	0.401 513					
	SERDES REOCK O/DOTE SERDES IF O/SERDESE INST/ID INTEREACE 146.4	net	SERDES BLOCK 0/DOTE SERDES TE 0/DADDES FIRE APP 5 DADDE	HULDIDEL NI	-	1.278 6.41					
0.7895 0.878 2.5455 4.213 5.880	SERVES DOOR OVER SERVES IN SERVES IN STAR INTERACE 1401A	cell	servers_ecolory energenees in overvoor singliverb_3_PADDIC net	ADI IDID INITEREACE		0.236 6.65	1.				
	SCHOLD SCOUNTY POIL SCHOLD II W SCHOLDI JINS HIT ENDAUL JAOJPA	COI .		HOLIDAR_INTERPACE		0.150 6.010	11				
clack distribution(nc)	CEDITEC DI ALVE ALANTE CEDITEC LE ALCEDITECTE MICT ALLE PARTAGE	N 0.00	CEDING OTHER FIRST IS SERVICE INCLUSION								

8 Appendix 6: GUI Status Signal

Table 3 shows the various status signals.

Table 3 • GUI Status Signals

Status Signal	Description						
Host Connection	Indicator of COM port connection on the host PC. GREEN: COM port is connected. RED: COM port is disconnected.						
Serial Link	Indicator of transmission link for serial data. GREEN: Link is up and running. RED: Link is down.						
Rx Lock	Receiver lock. GREEN: The receiver receives a valid and error-free data. The receiver is locked to the PRBS7 or count sequences and the subsequently transmitted sequences can be successfully received. RED: The receiver receives an invalid data.						
Rx Error	Indicates the status of the packets received. GREEN: Received packets are error-free. RED: A corrupted packet or any error is detected in the received PRBS7 or count sequences.						
Error Count	Gives the count of errors detected in the received PRBS sequences.						
Generate Error	Introduces errors in the transmission for debug purposes. Introduces error in the transmitted PRBS sequence, which increments the Error Count display.						
Clear Error	Sets error count to zero.						