SmartFusion2 - Accessing External SDRAM through Fabric - Libero SoC v11.4 Tutorial





Table of Contents

| Accessing External SDRAM through Fabric - Libero So | <u>/</u> 11.4 |
|--|---------------|
| Introduction | |
| Design Requirements | |
| Project Files | |
| Design Overview | |
| Design Steps | |
| Creating a Libero SoC Project | |
| Updating IP Catalog | |
| Configuring MSS Peripherals | |
| Updating MSS Component Instance | |
| Configuring Fabric Components | |
| Interconnecting All Components | |
| Generating MSS and Top-Level Design | |
| Generating Testbench and Adding SDR SDRAM Simulation Model | |
| Adding BFM Commands to Perform Simulation | |
| Setting up Simulation and Invoking Simulation Tool | |
| Viewing Simulation Results | |
| Conclusion | |
| List of Changes | |
| Product Support | |
| Customer Service | |
| Customer Technical Support Center | |
| Technical Support | |
| Website | |
| Contacting the Customer Technical Support Center | |
| Email | |
| My Cases | |
| Outside the U.S. | |
| ITAR Technical Support | |



Abbreviations Used

- cSoC Customizable system-on-chip
- MSS Microcontroller subsystem
- SDR SDRAM Single data rate synchronous dynamic Random Access Memory
- SMC_FIC Soft Memory Controller Fabric Interface Controller
- CCC Clock conditioning circuits
- MSS CCC CCC block inside the MSS component
- Fabric CCC CCC block instantiated inside the FPGA fabric
- DDR Double data rate memory controller
- MDDR DDR controller inside the MSS component.
- BFM Bus functional model

Accessing External SDRAM through Fabric -Libero SoC v11.4

Introduction

This tutorial describes how to create a hardware design for accessing an external SDR SDRAM and functionally verify the design using simulation. A CoreSDR_AXI IP is used in SmartFusion[®]2 system-on-chip (SoC) field programmable gate array (FPGA) devices for interfacing the external SDR SDRAM memory with the ARM[®] Cortex[®]-M3 processor

The CoreSDR_AXI IP has a 64-bit AXI bus interface for communicating to the Cortex-M3 processor. The CoreSDR_AXI IP generates the inputs for the SDR SDRAM memory and handles the timing parameters for the input signals of the SDR SDRAM memory.

The tutorial describes the following:

- Creating a Libero[®] System-on-Chip (SoC) v114 project using a SmartFusion2 SoC FPGA.
- Updating the IP catalog by downloading the latest versions of the IP cores.
- Configuring the various hardware blocks using SmartDesign.
- Configuring the MDDR and CCC blocks of the microcontroller subsystem (MSS) component.
- Generating the microcontroller subsystem (MSS) component.
- Integrating the various hardware blocks in SmartDesign and generating the final top-level component.
- Performing functional level verification of the design using AMBA AXI bus functional model (BFM) simulation in Mentor Graphics ModelSim[®] simulator.
- Using the ModelSim GUI to see the various design signals in the Waveform window of ModelSim.

Design Requirements

able 1 · Design Requirements

| Design Requirements | Description |
|-----------------------|-------------------------------------|
| Hardware Requirements | |
| Host PC or Laptop | Any 64-bit Windows Operating System |
| Software Requirements | |
| Libero SoC | 11.4 |

Project Files

The project files associated with this tutorial can be downloaded from Microsemi[®] website: http://soc.microsemi.com/download/rsc/?f=sf2_accessing_external_sdram_through_fabric__liberov11p4_tu_df

The project files associated with this tutorial include the following:

- Source
- Solution
- Readme file, which describes the complete directory structure



Design Overview

The design demonstrates the read/write access to an external slave SDR SDRAM memory using the SmartFusion2 SoC FPGA. Inside the SmartFusion2 SoC FPGA, the Cortex-M3 processor acts as the master and performs the read/write transactions on the external slave memory. A soft SDRAM controller, CoreSDR_AXI, is implemented inside the FPGA fabric of the SmartFusion2 SoC FPGA. It provides the interface between the Cortex-M3 processor master and slave SDRAM memory. The CoreSDR_AXI IP has a 64-bit AMBA AXI interface on one side, which communicates with the Cortex-M3 processor through the AXI interface. The other side of the CoreSDR_AXI IP has the SDRAM memory interface signals, which go as input to the external SDRAM memory through the FPGA I/Os of the SmartFusion2 SoC FPGA. The CoreSDR_AXI IP converts the AXI transactions into the SDRAM memory read/write transactions with appropriate timing generation. It also handles the appropriate command generation for write/read/refresh/precharge operations required for SDRAM memory.

The Cortex-M3 processor resides inside the MSS block of the SmartFusion2 SoC FPGA. The MSS contains another block called the DDR Bridge. This block is responsible for managing the read/write requests from the various masters to the DDR controller in the MSS, called the MDDR block, or interfacing with external bulk memories such as SDR SDRAM via fabric. This fabric interface for the external bulk memories is called the SMC_FIC.

Either the MDDR controller or SMC_FIC can be enabled at a given time. The MDDR controller is disabled when the SMC_FIC path is active. The fabric side of the SMC_FIC can be configured for one or two 32-bit AHB-Lite interfaces, or an AXI64 interface. The enabling of the SMC_FIC path and its interface towards the fabric side of the SMC_FIC can be configured through MSS configurator.

In this design, the MDDR block is configured to bring out the 64-bit AXI interface to the fabric through the SMC_FIC.

In the SmartFusion2 SoC FPGA device, there are six clock conditioning circuits (CCCs) inside the Fabric and one CCC block inside the MSS. Each CCC block has an associated PLL. The CCC blocks and their PLLs provide several clock conditioning capabilities such as clock frequency multiplication, clock division, phase shifting, and clock-to-output or clock-to-input delay canceling. The CCC blocks inside the fabric can directly drive the global routing buffers inside the fabric, which provides a very low skew clock routing network all throughout the FPGA fabric. In this design, the MSS CCC and fabric CCC blocks are configured to generate the clocks for the various elements inside the MSS and the fabric.

In the SmartFusion2 SoC FPGA device, there are three oscillator sources–an on-chip 25 MHz–50 MHz RC oscillator, on-chip 1 MHz RC oscillator, and external main crystal oscillator.

In this design, the 25 MHz-50 MHz on-chip oscillator is configured to provide the clock input for the fabric CCC block, which in turn drives the clocks to all the design blocks, including the MSS block.






Figure 1 shows the top-level design.



Design Steps

Creating a Libero SoC Project

- 1. Launch Libero SoC v114.
- 2. From the Project menu, select New Project. Enter the information as displayed in Figure 3.
 - Name : Access_EXT_SDRAM
 - Location: Select an appropriate location (for example, C:/Microsemi_prj)
 - Preferred HDL Type: Verilog
 - Family: SmartFusion2
 - Die: M2S050T
 - Package: 896 FBGA
 - Speed: STD
 - Core Voltage (V): 1.2
 - Operating Conditions: COM
 - PLL Supply Voltage (V): 2.5
- 3. Select the MSS core in the **Design Templates and Creators** section of the **New Project** window. If the selected MSS core version appears in italics, it means that the selected MSS Core is not available in the vault and it needs to be downloaded. To download select the MSS core and click **OK**. The tool prompts for downloading the MSS core. Click **Yes** on the message prompt. The tool downloads the selected MSS core.

If the selected MSS core appears in normal font, as shown in Figure 2, it indicates that the MSS core is present in vault.

4. Click OK and close the New Project window.

Note: The download process requires internet connection to the machine.

| Design Templates and Creators Image: Construction of the second | \mathbf{O} | |
|---|--------------|--------------------------|
| | Core | Version |
| Use System Builder SmartFusion2 Microcontroller Subsystem | | 1.0 1.1,209 |
| | X | |
| | | Show only latest version |
| Help | | OK Cancel |

Figure 2. MSS Version



Accessing External SDRAM through Fabric - Libero SoC v11.4

| New Project | | | | | × |
|--|------------------|-------------------|------------|----------------|------------|
| Project | | | | | |
| Enable Block Creation | | | | | |
| Name: | Access_EXT_SDRAM | | | | |
| Location: | C:/Microsemi_prj | | | Browse | |
| Prefered HDL type: | Verilog O VHDL | | | | |
| Description: | | | | | |
| (i) Edit Tool Profiles | | | | | |
| U Edit fooi Profiles | | | | N | |
| Device | | | | | |
| | tFusion2 ▼ | | | | |
| Die: M2S0 Package: 896 F | | | | | |
| Speed: -1 | - | | | | |
| Core Voltage (V): 1.2 | | amp Rate: 100ms N | linimum 🔻 | | |
| Operating Conditions: | | | | | |
| | Range | Best | Typical | Worst | |
| Junction Temperatu | re (C) COM | | 25 | 85 | |
| Core Voltage (V) | СОМ | 1,260 | 1.200 | 1.140 | |
| _ | | | | | |
| System Controller Suspend | | | | | |
| PLL Supply Voltage (V): | 2.5 | | | | |
| Design Templates and Creator | s | | | | |
| Use Design Tool | | • | | | |
| Use System Builder SmartFusion2 Microcentroller | Cor | e | | Version 1.0 | |
| Smarte is on 2 Microcentroller | Subsystem (MSS) | | | 1,1.209 | |
| | | | Select MS | s | |
| | | | Sciecciwis | | |
| | | | | Show only late | st version |
| Liele | | | | | Canaal |
| Help | | | | ОК | Cancel |

Figure 3 shows the **New Project** window.





Updating IP Catalog

1. The project is created and the Libero SoC window is displayed as shown in Figure 4. The SmartDesign window opens and a project Access_EXR_SDRAM is created with the instantiation of the MSS component.





Figure 4. Libero Window on Completion of New Project Creation Wizard

2. Click the **Catalog** tab, as shown in Figure 5. If a message is displayed "**New cores are available**", click **Download them now!**, and download the latest versions of the IP cores.

Note: The download process requires internet connection to the machine.







Configuring MSS Peripherals

1. Double-click Acess_EXT_SDRAM_MSS_0 to configure the MSS. The MSS is displayed in the SmartDesign canvas in a new tab, as shown in Figure 6.

The enabled MSS blocks are highlighted in blue and can be configured to be included in the hardware. The disabled peripherals are shown in gray.

To disable a peripheral that is not required, right-click the peripheral block and clear the **Disable** check box, as shown in Figure 7, or clear the check box in the lower right corner of the peripheral box. The box turns gray to indicate that the peripheral has been disabled. Disabled peripherals can be enabled by selecting the check box in the lower right corner of the peripheral box (see Figure 8) or by right-clicking the peripheral block and selecting the **Enable** check box (see Figure 7).











Figure 9 shows the MSS Configuration window (after disabling the above components).

- 3. Double-click the **MDDR** block and configure as shown in Figure 10.
 - Select Soft Memory Controller as Memory Interface Configuration Mode.
 - Select Use an AXI Interface as Fabric Interface Settings.

This selection configures the SMC_FIC interface inside the MDDR as a 64-bit AXI interface for the FPGA fabric from the DDR Bridge.

• Click **OK** and complete the configuration.



- 4. Double-click the MSS_CCC block and configure as shown in Figure 11.
 - The clock input is by default selected as CLK_BASE with the input frequency of 100 MHz.
 - Select the check box for Monitor FPGA Fabric PLL Lock (CLK_BASE_PLL_LOCK).
 - Leave the default frequency of 100 MHz for M3_CLK.
 - Click DDR_SMC_FIC_ CLK to see the clock direction in the GUI. By default, DDR_SMC_FIC_CLK is set to the same frequency as that of M3_CLK (M3_CLK divided by 1; i.e. 100 MHz).
 - Leave the rest as default.
 - Click **OK** and complete the clock configuration.

The above selection configures the MSS CCC to receive the input clock from the fabric CCC. The lock input of the MSS CCC is configured to be received from the fabric CCC block.







Figure 11. MSS Clock Configurator

 Double-click the Reset Controller and select the Enable MSS to Fabric Reset and Enable Fabric to MSS Reset, as shown in Figure 12. This enables the MSS to generate the Reset signal for all the Fabric blocks. The MSS reset itself comes through a system reset pin on the Fabric I/O. Click OK.



6. Select File > Save to save Access_EXT_SDRAM_MSS. This completes the configuration of the MSS.

Updating MSS Component Instance

 Select the Access_EXT_SDRAM tab on the SmartDesign canvas, right-click Access_EXT_SDRAM_MSS_0 and select Update Instance(s) with Latest Component, as shown in Figure 13.





Figure 13. Updating the MSS

The Access_EXT_SDRAM_MSS_0 instance (after successful updating) is shown in Figure 14.







Configuring Fabric Components

1. Select the **CoreAXI** IP from the Bus Interface sub-section of the IP Catalog, as shown in Figure 15, and drag it onto the **Access_EXT_SDRAM SmartDesign** tab.




Figure 15. CoreAXI IP from the Catalog

- 2. Double-click the **COREAXI_0** instance on the SmartDesign pane to open its configuration window. Configure the core, as shown in Figure 16.
 - Leave the **Memory Space** field as **16**, **256 MB slots beginning at address** 0x00000000 (which is default), as shown in Figure 16.
 - Leave the AXI Data Width field as 64 (which is default), as shown in Figure 16.
 - Leave the Number of Master slots field as 1.
 - Clear the option of SLAVE0 for Enable Master Access.
 - Select the option of SLAVE10 for Enable Master Access.
 - Leave the rest as default.
 - Click **OK** in the configuration window to complete the configuration.

With the above settings, configure the **COREAXI_0** instance as a 64-bit AXI interface with Slave 10 slot enabled for Master0.

Microsemi. Accessing External SDRAM through Fabric - Libero SoC v11.4

| Configuring COREAXI_0 (COREAXI - 2.1.101) | |
|---|----------------------------------|
| Configuration | |
| Memory space | |
| Memory space 16, 256MB slots be | eginning at address 0x00000000 🔹 |
| AXI data width: | 64 🔹 |
| Enable master access | |
| M0 can access slave slot 0 📃 | M0 can access slave slot 1 🔲 |
| M0 can access slave slot 2 | M0 can access slave slot 3 |
| M0 can access slave slot 4 | M0 can access slave slot 5 |
| M0 can access slave slot 6 | M0 can access slave slot 7 |
| M0 can access slave slot 8 | M0 can access slave slot 9 |
| M0 can access slave slot 10 📝 | M0 can access slave slot 11 |
| M0 can access slave slot 12 | M0 can access slave slot 13 🔲 |
| M0 can access slave slot 14 | M0 can access slave slot 15 🔲 |
| Select AXI channel ID width: | 4 |
| Testbench: | User |
| License: | RTL |
| Help | OK Cancel |
| | ii. |

Figure 16. CoreAXI Configurator

3. Drag the CoreSDR_AXI IP from the Peripherals sub-section of the IP Catalog. Double-click on the CORESDR_AXI_0 instance to access its configuration window. Enter the details in the configuration window, as shown in Figure 17. These details are filled as per the datasheet of the Micron 256 MB SDRAM simulation model, which is used for functional simulation. The part number of the SDRAM is MT48LC16M16A2. It is a 4 Meg x 16 x 4 banks SDRAM.

Note: If any other SDRAM simulation model is used, configure **CORESDR_AXI** according to the specific SDRAM memory datasheet.



| Configuring CORESDR_/ | AXI_0 (CORESDR_AXI - 2.0.116) | 10,000000 | | |
|---|-------------------------------------|------------------------|-------|--------|
| Configuration | | | | |
| Core Parameters | | | | |
| | Number of chip selects | 1 | | |
| | Number of SDRAM column bits | 9 | | |
| | Number of SDRAM row bits | 13 | | |
| | Number of encoded chip select bits | ; 1 | | |
| | Number of bank status modules | 4 | | |
| | Memory Width: | 16 | | |
| | Memory Width. | | | |
| Timing Parameters | | | | |
| Active to precharg | ge timing (# clock cycles) | | 5 | |
| Active to read or v | write delay (# clock cycles) | | 2 | |
| Active bank a to a | ctive bank b (# clock cycles) | | 2 | |
| Precharge command period (# clock cycles) | | | | |
| Active to active/auto-refresh command period (# clock cycles) 6 | | | | |
| Auto-refresh to ac | ctive/auto-refresh command period (| (# clock cycles) | 7 | |
| Write recovery tin | ne | | 2 | |
| load mode registe | er command to active or refresh com | imand (# clock cycles) | 2 | |
| CAS latency (# cl | ock cycles) | | 3 | |
| Initialization delay | (ns) | | 10000 | |
| Refresh Period | | | 5096 | |
| Use bufferred/reg | istered DIMM | | No | • |
| Auto precharge | | | No | • |
| | | | | |
| Testbench: | Use | r | | • |
| License: | Obfuscated | © RTL | | |
| Help 🔻 | | | ОК | Cancel |

Figure 17. CoreSDR_AXI Configuration Window

- Drag the clock conditioning circuitry (CCC) block from the Clock & Management sub-section of the IP Catalog. Double-click the FCCC_0 instance to open up its configuration window. Configure the following items on the configuration window:
 - Select the Advanced tab as shown in Figure 18.
 - Select the clock source as Oscillators > 25/50 MHz Oscillator, as shown in Figure 19.
 - Leave the output frequency as 100 MHz.
 - Leave the rest as default.
 - Select the PLL Options tab and select Expose PLL_ARST_N and PLL_POWERDOWN_N check box, as shown in Figure 20.
 - Click **OK** to complete the configuration.




Figure 19. Selecting Clock Source



| FAB CCC Configurator | | |
|---|--|------------|
| Basic Advanced PLL Options | | |
| Current Configuration | | |
| Reference Clock Frequency | 50.000 MHz | |
| Source | 25/50 MHz Oscillator | |
| Feedback Source | CCC Internal | |
| External Feedback GL Source | GL0 | |
| Programmable Delay | 0 ps | |
| Lock Control | | |
| Lock window: Phase error window for LOCK assertion as a fraction o reference clock period | f the post divided 8000 ppm 👻 | |
| Lock delay: Number of Reference clock cycles to wait before assertir While waiting, the PLL is in a locked state | g the LOCK signal. | |
| Output Resynchronization After Lock | | |
| Held output in reset (output low) after power-up. Released and | esynchronized with the PLL reference clock | |
| after the PLL locked. Outputs operate after power-up. Resynchronized with the PLL n | aference clock after the PLL locked | |
| Outputs operate after power-up. No automatic resynchronizatio | | |
| Enable PLL Spread Spectrum Modulation | | = |
| Frequency | | |
| vco: | | |
| 100.000 MHz | Depth: | |
| | 0.5 % 🔻 | |
| | | |
| MinVCO: 99.500 M ⁱ Hz | ↓ | |
| Frequency: 40 KHz | | |
| 0.000 | Time | |
| Warning: PLL Feedback Source is forced to PLL Internal when Sprea | r | |
| | | |
| Miscellaneous | | |
| Expose dynamic configuration interface (APB slave) | | |
| Expose PLL_BYPASS_N signal. When asserted, the PLL core is of | f and the PLL Outputs will track the reference clock | |
| Expose PLL_ARST_N and PLL_POWERDOWN_N signals | | |
| Expose GPD[X]_ARST_N signals for all used GPDs | | |
| | | Ŧ |
| Help 🔻 | | Cancel |
| | | |

Figure 20. Exposing PLL Reset and Power-down Signals

- Drag the Chip Oscillators IP from the Clock & Management sub-section of the IP Catalog into the SmartDesign, Double-click the OSC_0 instance to open up its configuration window. Select the following as shown in Figure 21:
 - Select the check box On Chip 25/50 MHz RC Oscillator.
 - Clear the Drives MSS check box.
 - Select the check box for Drives Fabric CCC(s).
 - Leave the rest as default.
 - Click **OK** to complete the configuration.

With this, the On-chip 50 MHz RC oscillator has been selected to drive the input of the fabric CCC block instantiated earlier.

🕥 Microsemi.

Accessing External SDRAM through Fabric - Libero SoC v11.4

| Chip Oscillators Configurator | | ? × |
|--|-------------|-------------|
| Configuration External Main Crystal Oscillator Source Crystal (32KHz-20MHz) Frequency 20.00 MHz Drives Fabric CCC(s) Drives Fabric Logic | RCOSC_50MHZ | MSS_CCC |
| Image: Static Logic Image: Static Logic Image: Static Logic Image: Static Logic <th>RCOSC_1MHZ</th> <th>MSS CCC</th> | RCOSC_1MHZ | MSS CCC |
| Drives Fabric CCC(s) | | User Logic |
| Help - | | FPGA Fabric |

Figure 21. Oscillator Configuration

All the IPs for the fabric of the SmartFusion2 SoC FPGA device required in this design are configured. Arrange the IP as required before connecting them.

Interconnecting All Components

- 1. After re-arranging all the components on the **SmartDesign** window, connect the pins of all the blocks as described below.
- 2. Use **Auto Arrange Instances** on the SmartDesign canvas to arrange the various instances, automatically. There are two ways to make the connections:
 - The first method is by using the Connection Mode option. Change the SmartDesign to connection mode by clicking the **Connection Mode** button on the **SmartDesign** window, as shown in Figure 22. The cursor changes from the normal arrow shape to the connection mode icon shape. Click on the first pin and drag-drop to the second pin that needs to be connected.
 - The second method is by selecting the pins to be connected together and selecting **Connect** from the context menu. To select multiple pins to be connected together, hold the **CTRL** key as you select the pins. Right-click the input source signal and select **Connect** to connect all the signals together. In the same way, select the input source signal, right-click it and select **Disconnect** to disconnect the signals already connected.







Figure 22. Changing to Connection Mode

- 3. Connect the following components as described below:
 - Connect ROSC_25_50MHZ_CCC_OUT(M) of the OSC_0 to the ROSC_25_50MHZ_CCC_IN(S) of the FCCC_0.
 - Connect GL0 of the FCCC_0 to MCCC_CLK_BASE of Access_EXT_SDRAM_MSS_0, ACLK of COREAXI_0, and ACLK of CORESDR_AXI_0. The fabric CCC clock output clocks all the blocks inside the fabric and is input source clock for the MSS CCC block.
 - Connect LOCK of FCCC_0 to MCCC_CLK_BASE_PLL_LOCK input of the Access_EXT_SDRAM_MSS_0.
 - Connect MSS_RESET_N_M2F of Access_EXT_SDRAM_MSS_0 to ARESETN of COREAXI_0 and ARESETN of CORESDR_AXI_0.
 - Connect M of COREAXI_0 to MDDR_SMC_AXI_MASTER of the Access_EXT_SDRAM_MSS_0.
 - Connect S10 of COREAXI_0 to AXI_Slave of CORESDR_AXI_0.
 - Connect PLL_POWERDOWN_N inputs of FCCC_0 to logic '1'. Select each input signal, right-click the signal, and select Tie High.
 - Promote the input signal of MSS_RESET_N_F2M of Access_EXT_SDRAM_MSS_0 to top-level. To do this, select the input signal, right-click it, and select Promote to Top Level.
 - Select the top-level signal of MSS_RESET_N_F2M and the input signal PLL_ARST_N of the FCCC_0 instance and connect them. This connects the resets of the MSS and Fabric CCC to the top-level system reset Input.
 - Promote all the output signals of the CORESDR_AXI_0 to the top level. Hold the CTRL key and select each of them, right-click and select Promote to Top Level.



4. Click **Auto arrange instances** to arrange the instances, as shown in Figure 23. Save the design by selecting **File > Save**.



Generating MSS and Top-Level Design

1. Select Access_EXT_SDRAM tab on the SmartDesign canvas and click Generate Component on the SmartDesign pane (as shown in Figure 24) or select from SmartDesign > Generate Component.




Figure 24. Generating MSS Component

2. After successful generation of all the components, the following **message** is displayed on the log window:

Info: 'Access_EXT_SDRAM' was successfully generated.

Open datasheet for details

3. After generation, the design hierarchy can be found in the **Design Hierarchy** pane of the Libero SoC, as shown in Figure 25.








Figure 25. Design Hierarchy

After generation, you can see the Memory Map for the CORESDR_AXI_0 component. Right-click the Access_EXT_SDRAM SmartDesign window and select Modify Memory Map.
 Figure 26 shows the resultant memory map. The starting address of the MDDR Space 0 is 0xa0000000 in the Cortex-M3 processor address space.

| SD Modify Memory Map | | | X |
|---|-----------|---|-------|
| Select Bus to View or Assign Peripheral(s) | 0 | Assign peripherals to addresses on bus: | |
| COREAXI_0 | Address | Peripheral | |
| | 0xA000000 | CORESDR_AXI_0:AXI_SLAVE | |
| Help | | ОК С | ancel |

Figure 26. CORESDR_AXI_0 Memory Address

Generating Testbench and Adding SDR SDRAM Simulation Model

 In the Design Hierarchy tab, right-click on Access_EXT_SDRAM > Create Testbench > HDL to generate the testbench.





Figure 27. Default Testbench

- 2. Enter the name as testbench in the popup window and click OK.
- In the generated testbench, the external SDR SDRAM simulation model needs to be added and port mapped with the top-level design SDRAM interface signals. Double-click *testbench.v* in the Files tab to open the file. Add the following lines of Verilog code in this testbench.

At the top of the file, include the SDR SDRAM simulation file:

`include "mt481c16m16a2.v"

Now declare the following signals in the testbench module.





```
wire [1:0] BA mem out;
wire CKE mem out;
wire RAS N mem out;
wire [13:0] SA mem out;
wire [15:0] DQ mem out;
wire [1:0] DQM mem out;
Modify the top-level instantiation of the Access_EXT_SDRAM as shown below:
// Instantiate Unit Under Test: Access EXT SDRAM
Access_EXT_SDRAM Access_EXT_SDRAM_0 (
   // Inputs
   . MSS RESET N F2M (NSYSRESET),
   // Outputs
   .CAS N(CAS N mem ),
   .OE(OE mem ),
   .WE N(WE N mem ),
   .CS_N(CS_N_mem ),
   .BA(BA mem ),
   .SDRCLK(SDRCLK mem ),
   .CKE(CKE mem ),
   .RAS_N(RAS_N_mem ),
   .SA(SA mem),
   .DQM(DQM mem ),
   // Inouts
   .DQ(DQ mem)
);
SDRAM uses source-synchronous clock. Ensure that the SDRAM signals are received after the rising
edge of the clock. A delay of 1 ns is added to the SDR SDRAM interface signals with the
CORESDR_AXI, as shown below:
assign #1 CKE mem out = CKE mem;
assign #1 RAS N mem out = RAS N mem;
```

```
assign #1 RAS_N_mem_out = RAS_N_mem;
assign #1 CAS_N_mem_out = CAS_N_mem;
assign #1 WE_N_mem_out = WE_N_mem;
assign #1 SA_mem_out = SA_mem;
assign #1 CS_N_mem_out = CS_N_mem;
assign #1 BA_mem_out = BA_mem;
assign #1 DQM_mem_out = DQM_mem;
assign #1 DQM_mem_out = OE_mem ? DQ_mem: {16{1'bz}};
assign DQ_mem = OE_mem ? {16{1'bz}}: DQ_mem_out;
```

Micron's "MT48LC16M16A2" SDR SDRAM is instantiated in the testbench as shown below.

```
// Instantiate SDR SDRAM
mt48lc16m16a2 mt48lc16m16a2 0 (
// Inputs
   .Addr(SA_mem_out[12:0]),
   .Ba(BA mem out ),
   .Clk(SDRCLK mem ),
   .Cke(CKE_mem_out),
   .Cs_n(CS_N_mem_out),
   .Ras n(RAS N mem out ),
   .Cas n(CAS N mem out ),
   .We_n(WE_N_mem_out ),
   .Dqm(DQM mem out ),
   // Inouts
   .Dq(DQ mem out )
);
Save the file by selecting File > Save testbench.v
```

Note: The modified testbench.v file is provided in the following location in the attached compressed project:

<Project_directory>\ ACCESS_EXT_SDRAM\Source

To use the provided modified *testbench.v*, import it as a stimulus file by selecting **File > Import Files**. In **Import Files** dialog box, select the file type as **HDL Stimulus Files** (*.vhd, *.v). Browse to the above location of *testbench.v* and import it as shown in Figure 28. The testbench.v file is shown under the Stimulus folder in the Files tab.



Accessing External SDRAM through Fabric - Libero SoC v11.4




Figure 28. File Import to Stimulus Folder

 Import the *mt48lc16m16a2.v* file from the location in the attached compressed project <Project_directory>\ ACCESS_EXT_SDRAM\Source to the project's **Stimulus** folder location as follow:

Select File > Import File. In the Import Files dialog box, select the file type as HDL Stimulus Files (*.vhd, *.v). Browse to the above mentioned location of the *mt48lc16m16a2*.v file and import it. The *mt48lc16m16a2*.v file now shows under the Stimulus folder in the Files tab.

After saving the modified testbench file, it can be checked for the syntax errors. On the testbench.v source window, right-click and select **Check HDL** file. It checks the testbench.v for any syntax errors.



Adding BFM Commands to Perform Simulation

1. The user BFM commands are added in to a file named *user.bfm*, which can be found in the following location in the project:

<Project_directory>\Access_EXT_SDRAM\simulation

Browse the user.bfm under simulation file in the Files tab in Libero SoC and double-click it to open the file. Add the following commands to it:


Before the "procedure user_main", add the following command:

memmap CORESDR_AXI_0 0xA0000000;

Comment the following line in the user.bfm file using hash (#)

"include "subsystem.bfm""

Under the "procedure user_main" section, add the BFM commands which are circled below:



Save the user.bfm file after adding the above lines by selecting File > Save.

Refer to the CoreAMBA BFM User's Guide for more information about the above BFM commands. www.microsemi.com/soc/ipdocs/CoreAMBA_BFM_UG.pdf

Note: The sample user.bfm file can be found in the following location in the attached compressed project: Project_directory>\ ACCESS_EXT_SDRAM\Source



Setting up Simulation and Invoking Simulation Tool

 The simulation tool must be set up before invoking so that it loads with the desired settings. Select Project > Project Settings > Simulation Options > Do File. Set Simulation Runtime to 158 us, as shown in Figure 29.

| O Project Settings | | ? X |
|---------------------------|--|------------------|
| Device Device I/O Sett | Use automatic DO file | Save |
| Preferred HDL | Simulation runtime: 158us | Restore Defaults |
| Design Flow | Testbench module name: testbench | |
| Simulation Opt DO File | Top level instance name: <top>_0</top> | |
| Waveforms | Generate VCD file | |
| Vsim comm | VCD file name: power.vcd | |
| Simulation Libr | Select Verilog Language Syntax | |
| SmartFusion2 COREAXI_0 | Verilog 2001 | |
| COREAXI_O | System Verilog | |
| | Select VHDL Language Syntax | |
| | VHDL 2008 | |
| 1 | User defined DO file: | |
| | DO command parameters: | |
| | | |
| Help | | Close |

Figure 29. Simulation Runtime

Note for VHDL flow:

- Micron SDRAM memory models are only available in Verilog. For VHDL flow, use the ModelSim full version, for example ModelSim SE, since ModelSim AE does not support mixed-language flow. Compile with -novopt switch, if ModelSim full version is used.
- A .do file, **run_novopt.do** that has the switch already set, is provided along with the source files in the tutorial zip files. To use the provided run_novopt.do file, clear the **Use automatic DO file** check box and browse to the location of the provide run_novopt.do file, as shown in Figure 30.



Figure 30. Specifying run_novopt.do for VHDL ModelSim Full Version

 Select the waveforms under Simulation Options and select the Include DO File option. This option allows to specify a custom macro file, which sets up the ModelSim Wave window with the required signals added to the Wave window. A custom macro file (wave.do) is provided at the following location in the attached compressed project:

<Project_directory>\ ACCESS_EXT_SDRAM\Source

This **DO** file adds all the AXI bus signals and the CORESDR_AXI interface signals with external SDR SDRAM memory.

Browse wave.do file from the above specified location, as shown in Figure 31.

Note: To add your signals in the **ModelSim Wave** window during simulation, do not select the **Include DO File** check box.






Accessing External SDRAM through Fabric - Libero SoC v11.4

| Project Settings | |
|--|---|
| Project Settings Device Device I/O Settings Preferred HDL Type Design Flow Simulation Options DO File Waveforms Vsim commands Simulation Libraries SmartFusion2 | Include DO file Save wave.do Image: Complexed testbench Display waveforms for top_level testbench □ Log all signals in the design |
| Help | Close |

Figure 31. Adding Custom DO File for ModelSim Wave Window

3. Select the **Vsim Commands** option under the **Simulation Options**, and modify the **Resolution** to **1ps**, as shown in Figure 32. This option sets the simulation resolution to 1ps.



- Figure 32. Simulation Resolution
- 4. Click Save and Close to exit the Project Settings window.
- 5. In the Design Flow tab on Libero SoC, expand the Verify Pre-Synthesized Design option and select the Simulate option under it:
 - Specify the testbench ModelSim to be used during simulation. To do so, right-click the Simulate
 option and select Organize Input Files > Organize Stimulus Files. The Organize Stimulus files
 of Access_EXT_SDRAM for Simulate tool window opens.
 - Change the Use List of files organized by option from Libero to User.
 - Select testbench.v in the Associated Stimulus files and click Remove.
 - Select the *testbench.v* and *mt48lc16m16a2.v* files under **Stimulus files in the project** and click **Add** to add them to the Associated Stimulus files as shown in Figure 33.



| [| 0 | Organize Stimulus files of Access_EXT_SDRAM for Simulate tool | | | | | | | | | | |
|-----------|---|--|------------------|-------------------|--------------------------------------|--|--|--|--|--|--|--|
| | Use | Click to select a Stimulus file in the project, and use the Add button to pass the file to the tool. Use the Remove button to remove Stimulus files. Use the Up/Down arrow buttons to specify the order of the Stimulus files when they're passed to the tool. | | | | | | | | | | |
| | Liee Tist of files organized by | | | | | | | | | | | |
| | Libero (default list) User 1. Change the option from Libero to User | | | | ب | | | | | | | |
| | Stimulus files in the project | | | origin | Associated Stimulus files Origin | | | | | | | |
| | 2 | axi_slave.v | | SmartDesign | 1 testbench.v Access_EXT_SDRAM | | | | | | | |
| | 3 | AXI_Master.v | Access_EXT_SDRAM | | | | | | | | | |
| | 4 | checker.v | | | Add + | | | | | | | |
| | 5 | 3. Select the below high above and click on Add | | lighted files RAM | | | | | | | | |
| | 6 | coresdr_axi_tb.v | | RAM | | | | | | | | |
| | 7 | mt48lc16m16a2.v | | Access_EXT_SDRAM | | | | | | | | |
| | 8 | mt48lc4m16a2.v | | Access_EXT_SDRAM | | | | | | | | |
| | 9 | coreparameters.v | | Access_EXT_SDRAM | Remove 2. Select the testbench.v | | | | | | | |
| | 10 | testbench.v | | Access_EXT_SDRAM | above and click on Remove | | | | | | | |
| | 11 | testbench.v | | Access_EXT_SDRA | | | | | | | | |
| \langle | 12 | mt48lc16m16a2.v | | User | | | | | | | | |
| | 13 | testbench.v | | User | | | | | | | | |
| | | Неір | | | OK Cancel | | | | | | | |

Figure 33. Organizing Stimulus Files

After organizing the stimulus file, the above window looks similar to Figure 34. If the files are not in the order, as shown in Figure 34, use up and down arrows to move the files in correct order.

3



3

| 0 | rganize Stimulus files of Access_EXT_SDRAM for | or Simulate tool | | | ? × | | | | | |
|--|--|------------------|-------------|--------------------------|-----------|--|--|--|--|--|
| Click to select a Stimulus file in the project, and use the Add button to pass the file to the tool. Use the Remove button to remove Stimulus files. Use the Up/Down arrow buttons to specify the order of the Stimulus files when they're passed to the tool. Use list of files organized by Clibero (default list) User | | | | | | | | | | |
| | Stimulus files in the project | Origin | | Associated Stimulus file | s Origin | | | | | |
| 1 | axi_master.v | SmartDesign | | 1 mt48lc16m16a2.v | User | | | | | |
| 2 | axi_slave.v | SmartDesign | | 2 testbench.v | User | | | | | |
| 3 | AXI_Master.v | Access_EXT_SDRAM | | | | | | | | |
| 4 | checker.v | Access_EXT_SDRAM | Add ⇒ | | | | | | | |
| 5 | clkgen.v | Access_EXT_SDRAM | M M M | | | | | | | |
| 6 | coresdr_axi_tb.v | Access_EXT_SDRAM | | | | | | | | |
| 7 | mt48lc16m16a2.v | Access_EXT_SDRAM | | | | | | | | |
| 8 | mt48lc4m16a2.v | Access_EXT_SDRAM | | | | | | | | |
| 9 | coreparameters.v | Access_EXT_SDRAM | | | | | | | | |
| 10 | testbench.v | Access_EXT_SDRAM | | | | | | | | |
| 11 | testbench.v | Access_EXT_SDRAM | | | | | | | | |
| 12 | testbench.v | Access_EXT_SDRAM | | | | | | | | |
| | Help | | | 0 | OK Cancel | | | | | |

Figure 34. Organized Stimulus Files for the Simulation

- 6. Click OK and close the Organize Stimulus files dialog box.
- After specifying the testbench stimulus file, expand the Verify Pre-Synthesized Design option, select the Simulate option under it, right-click and select Open Interactively to invoke ModelSim, as shown in Figure 35. ModelSim is invoked and the design is loaded.







Figure 35. Invoke ModelSim

Viewing Simulation Results

 ModelSim runs the design for about 158 us, as specified in the Project Settings window. Once the simulation has run completely, undock the Wave window by clicking the Dock/Undock button on the Wave window, as shown in Figure 36.



3. Place the cursor at 114 us on the **Wave** window and click the **Zoom In on the Active Cursor** button to zoom in at that location, as shown in Figure 38. Click as needed until complete write and read transactions to the external SDR SDRAM is seen on the **Wave** window, as shown in Figure 39.




Figure 39. Write/Read Transactions

4. Analyze the Read and Write transactions on the Wave window by expanding the required signals.





In the BFM script provided in the user.bfm file earlier, the readcheck command reads the data from the AXI bus and verifies whether the data read matches with the value provided along with the readcheck

command. If the value read does not match, the simulation results in an error.

5. The simulation results can also be seen on the Transcript window of ModelSim, as shown in Figure 40.

SmartFusion2 - Accessing External SDRAM through Fabric - Libero SoC v11.4 Tutorial



6. Go to **File > Quit** and quit the ModelSim simulator.

Conclusion

In this tutorial, a new project is created in Libero SoC, configured the MSS component to access an external SDR SDRAM memory through the fabric, added and configured the CoreSDR_AXI IP inside the fabric, and connected the IP to the MSS component. The fabric and MSS CCC blocks are configured to generate the clocks. The design in ModelSim using AMBA AXI BFM simulation is also verified.



List of Changes

3

| Revision | Changes | Page |
|--------------------------------|---|------|
| Revision 8 (September 2014) | Updated the document for Libero version 11.4 (SAR 60226). | NA |
| Revision 7 (May 2014) | Updated the document for Libero version 11.3 (SAR 56971). | NA |
| Revision 6 (November 2013) | Updated the document for Libero version 11.2 (SAR 52903). | NA |
| Revision 5 (April 2013) | Updated the document for 11.0 production SW release (SAR 47102). | NA |
| Revision 4 (March 2013) | Updated the document for Libero 11.0 Beta SP1 software release (SAR 44867). | NA |
| Revision 3 (November 2012) | Updated the document for Libero 11.0 beta SPA software release (SAR 42845). | NA |
| Revision 2 (October 2012) | Updated the document for Libero 11.0 beta launch (SAR 41584). | NA |
| Revision 1 (May 2012) | Updated the document for LCP2 software release (SAR 38953). | NA |



Product Support

Microsemi SoC Products Group backs its products with various support services, including Customer Service, Customer Technical Support Center, a website, electronic mail, and worldwide sales offices. This appendix contains information about contacting Microsemi SoC Products Group and using these support services.

Customer Service

Contact Customer Service for non-technical product support, such as product pricing, product upgrades, update information, order status, and authorization.

From North America, call **800.262.1060** From the rest of the world, call **650.318.4460** Fax, from anywhere in the world **408.643.6913**

Customer Technical Support Center

Microsemi SoC Products Group staffs its Customer Technical Support Center with highly skilled engineers who can help answer your hardware, software, and design questions about Microsemi SoC Products. The Customer Technical Support Center spends a great deal of time creating application notes, answers to common design cycle questions, documentation of known issues and various FAQs. So, before you contact us, please visit our online resources. It is very likely we have already answered your questions.

Technical Support

Visit the Microsemi SoC Products Group Customer Support website for more information and support (http://www.microsemi.com/soc/support/search/default.aspx). Many answers available on the searchable web resource include diagrams, illustrations, and links to other resources on website.

Website

You can browse a variety of technical and non-technical information on the Microsemi SoC Products Group home page, at http://www.microsemi.com/soc/.

Contacting the Customer Technical Support Center

Highly skilled engineers staff the Technical Support Center. The Technical Support Center can be contacted by email or through the Microsemi SoC Products Group website.

Email

You can communicate your technical questions to our email address and receive answers back by email, fax, or phone. Also, if you have design problems, you can email your design files to receive assistance. We constantly monitor the email account throughout the day. When sending your request to us, please be sure to include your full name, company name, and your contact information for efficient processing of your request.

The technical support email address is soc_tech@microsemi.com.

My Cases

Microsemi SoC Products Group customers may submit and track technical cases online by going to My Cases.



Outside the U.S.

Customers needing assistance outside the US time zones can either contact technical support via email (soc_tech@microsemi.com) or contact a local sales office. Sales office listings can be found at www.microsemi.com/soc/company/contact/default.aspx.

ITAR Technical Support

For technical support on RH and RT FPGAs that are regulated by International Traffic in Arms Regulations (ITAR), contact us via soc_tech_itar@microsemi.com. Alternatively, within My Cases, select **Yes** in the ITAR drop-down list. For a complete list of ITAR-regulated Microsemi FPGAs, visit the ITAR web page.



Microsemi Corporate Headquarters One Enterprise, Aliso Viejo CA 92656 USA Within the USA: +1 (800) 713-4113 Outside the USA: +1 (949) 380-6100 Sales: +1 (949) 380-6136 Fax: +1 (949) 215-4996 E-mail: sales.support@microsemi.com Microsemi Corporation (Nasdaq: MSCC) offers a comprehensive portfolio of semiconductor and system solutions for communications, defense and security, aerospace, and industrial markets. Products include high-performance and radiation-hardened analog mixed-signal integrated circuits, FPGAs, SoCs, and ASICs; power management products; timing and synchronization devices and precise time solutions, setting the world's standard for time; voice processing devices; RF solutions; discrete components; security technologies and scalable anti-tamper products; Power-over-Ethernet ICs and midspans; as well as custom design capabilities and services. Microsemi is headquartered in Aliso Viejo, Calif. and has approximately 3,400 employees globally. Learn more at **www.microsemi.com**.

 \bigcirc 2014 Microsemi Corporation. All rights reserved. Microsemi and the Microsemi logo are trademarks of Microsemi Corporation. All other trademarks and service marks are the property of their respective owners.