# SmartFusion2 SoC FPGA PCIe Control Plane Demo - Libero SoC v11.4

**User Guide** 







## **Table of Contents**

Sn	martFusion2 SoC FPGA - PCIe Control Plane Demo	3
· ·	Introduction	
	Demo Requirements	
	Hardware and Software Requirements	
	Design Files	
	Demo Design Description	
	Building the Demo	
	Step 1: Creating a Libero SoC Project	
	Instantiating the SERDESIF Component in PCIe Demo top SmartDesign	
	Instantiating Debounce Logic in PCIe_Demo_top SmartDesign	
	Connecting Components in PCIe_Demo_top SmartDesign	23
	Configuring and Generating Firmware	29
	Step 2: Creating an eNVM Client	31
	Step 3: Developing the Simulation Stimulus	43
	Step 4: Simulating the Design	46
	Step 5: Generating the Program File	51
	Running the Demo	54
	Demo Setup	
	Running the Demo Design	56
	Running the Demo Design on Windows	
	Running the Demo Design on Linux	
	Conclusion	80
^	List of Ohanna	0.4
А	List of Changes	. 81
В	Product Support	82
Ь	Customer Service	
	Customer Technical Support Center	
	Technical Support	
	Website	
	Contacting the Customer Technical Support Center	
	My Cases	
	Outside the U.S.	
	ITAR Technical Support	83



## SmartFusion2 SoC FPGA - PCle Control Plane Demo

#### Introduction

SmartFusion<sup>®</sup>2 system-on-chip (SoC) field programmable gate array (FPGA) devices integrate a fourth generation flash-based FPGA fabric and an ARM<sup>®</sup> Cortex<sup>™</sup>-M3 processor, along with high performance communication interfaces on a single chip. The SmartFusion2 high speed serial interface (SERDESIF) provides a fully hardened PCIe endpoint (EP) implementation and is compliant with PCIe Base Specification Revision 2.0 and 1.1. For more details, refer to the *SmartFusion2 SoC FPGA High Speed Serial Interfaces User's Guide*.

The demo explains the SmartFusion2 embedded PCI Express feature and how this can be used as a low bandwidth control plane interface using the SmartFusion2 Development Kit. The demo provides a simple design to access the SmartFusion2 PCIe EP from a Host PC. A GUI is provided for read and write access to the SmartFusion2 PCIe configuration space and memory space of BAR0 and BAR1. The demo also provides Host PC device drivers for the SmartFusion2 PCIe EP. This demo can run on both windows and Red Hat Linux operating system.

Figure 1 shows the top-level block diagram for the PCle control plane demo. The demo design uses a SmartFusion2 PCle interface with a maximum link width of x4 to interface with a Host PC PCle Gen2 slot. The SmartFusion2 microcontroller subsystem (MSS) GPlOs control the LEDs and switches on the SmartFusion2 Development Kit through the PCle interface. The Host PC can also read memory and writes to the SmartFusion2 eSRAM through the GUI. The Host PC can also be interrupted by using the push button on the SmartFusion2 Development Kit.




Figure 1 • PCIe Control Plane Demo Top-Level Block Diagram

The demo design performs the tasks listed below:

- Displays the PCle link enable/disable, negotiated link width, and the link speed.
- Controls the status of LEDs on SmartFusion2 Development Kit according to the command from the GUI.
- Displays the position of DIP Switches on SmartFusion2 Development Kit.
- Enables read and writes to eSRAM.
- Interrupts the Host PC, when the push button is pressed. The GUI displays the count value of the number of interrupts sent from the SmartFusion2 Development Kit.
- · Displays the SmartFusion2 PCIe Configuration Space.

### **Demo Requirements**

#### **Hardware and Software Requirements**

The hardware and software required to run the demo are listed in Table 1.

Table 1 • Required Hardware and Software to Run the Demo

Hardware	Version			
SmartFusion2 Development Kit	Rev C or later <sup>1</sup>			
12 V adapter (provided along with the kit)	-			
FlashPro4 programmer (provided along with the kit)	-			
PCI Edge Card Ribbon Cable (provided along with the kit)	-			
Host PC with an available PCle 2.0 Gen1 or Gen2 compliant slot	Operating system:			
	Windows XP SP2: 64-bit			
	Windows 7: 64-bit			
	or			
	Red Hat Linux Kernel Version: 2.6.18-308			
Software				
Libero® System-on-Chip (SoC)	v11.4			
SoftConsole	v3.4SP1			
Host PC Drivers (provided along with the design files)				
GUI executable (provided along with the design files)	-			
Note: The SmartFusion2 Development Kit has a label to specify the version.				

### **Design Files**

The design files for this demo can be downloaded from the Microsemi website: http://soc.microsemi.com/download/rsc/?f=M2S\_PCIE\_Control\_DEMO\_11p4\_DF

Design files include:

- 1. Libero project
- 2. Linux\_64bit
- 3. ProgrammingFile
- 4. Windows 64bit
- 5. Source files
- 6. Readme file

Refer to the Readme.txt file provided in the design files for the complete directory structure.



#### **Demo Design Description**

This demo design implements the SmartFusion2 embedded PCI Express interface as a low bandwidth control plane interface. This design provides Host PC drivers and a Host PC interface over PCIe to control the SmartFusion2 device. Figure 2 on page 5 shows a detailed block diagram of the design implementation. The PCIe EP device receives commands from the Host PC through the GUI and does corresponding memory writes to the SmartFusion2 MSS address space. The MSS address space provides a GPIO block and eSRAM memory block which is accessed through a Fabric Interface Controller (FIC 0).

The SERDES\_IF\_1 is configured for a PCIe 2.0, x4 link width with GEN2 speed. The PCIe interface to the fabric uses an AMBA High-speed Bus (AHB). The AHB master interface of SERDESIF is enabled and connected to the AHB slave interface of FIC\_0 to access the MSS peripherals. The SmartFusion2 PCIe BAR0 and BAR1 are configured in 32-bit memory mapped memory mode.

The AXI master windows of the SERDESIF PCIe provide address translation for accessing one address space from another address space as the PCIe address is different from SmartFusion2 AHB bus matrix address space. The AXI master window 0 is enabled and configured to translate the BAR0 memory address space to the MSS GPIO address space to control the MSS GPIOs. The AXI master window 1 is enabled and configured to translate the BAR1 memory address space to the eSRAM address space to perform read and writes from PCIe.

MSS GPIO block is enabled and configured as below:

- GPIO 0 to GPIO 7 as outputs and connected to LEDs
- GPIO 8 to GPIO 11 as inputs and connected to DIP switches

The PCIe interrupt line is connected to the SW3 push button on the SmartFusion2 Development Kit. The FPGA clocks are configured to run the FPGA fabric and MSS at 100 MHz.




Figure 2 • PCle Control Plane Demo Block Diagram

### **Building the Demo**

This demo design provides a complete design flow starting from a new project to a working design on the SmartFusion2 Development Kit. This process includes usage of the tools in the Libero SoC design suite to program a SmartFusion2 device.

Building the demo involves the following steps:

- Step 1: Creating a Libero SoC Project
- Step 2: Creating an eNVM Client
- · Step 3: Developing the Simulation Stimulus
- Step 4: Simulating the Design
- · Step 5: Generating the Program File

#### **Step 1: Creating a Libero SoC Project**

1. Click **Start > Programs > Microsemi Libero SoC v11.4 > Libero SoC v11.4**, or click the shortcut on your desktop. The Libero SoC v11.4 Project Manager is displayed as shown in Figure 3.



Figure 3 • Libero SoC v 11.4 Project Manager

- Create a new project by selecting New on the Start Page tab (highlighted in Figure 3), or by clicking Project > New Project from the Libero SoC menu. Enter the information as required for the new project and the Device in the New Project dialog box as shown in Figure 4 on page 7.
  - Project Name: PCIE\_Demo
  - Project Location: Select an appropriate location (for example, D:/Microsemi\_prj)
  - Preferred HDL type: Verilog or VHDL
  - Family: SmartFusion2
  - Die: M2S050T
  - Package: 896 FBGA
  - Speed: -1
  - Core Voltage: 1.2
  - Operating conditions: COM



3. Select **Use Design Tool** and **Use System Builder** in the Design Templates and Creators section of the New Project window as shown in Figure 4.




Figure 4 • Libero SoC v 11.4 New Project Dialog Box

- 4. Clicking **Edit Tool Profiles** displays the Tool Profiles window as shown in Figure 5. Check the below tool settings:
  - Software IDE: SoftConsole
  - Synthesis: Synplify Pro ME I2013.09M SP1-1
  - Simulation: ModelSim 10.3a



- Programming: FlashPro 11.4




Figure 5 • Tool Profiles

- 5. Click **OK** on the **Tool Profiles** window and click **OK** on the **New Project** window.
- 6. Selecting the **Use System Builder** displays the "Enter a name for your system" dialog box, as shown in Figure 6.




Figure 6 • Create New System Builder Dialog Box

- 7. Enter **PCIe\_Demo** as the name of the system and click **OK**. The System Builder dialog box is displayed with the Device Features page open by default.
- 8. Enter the following details in the **System Builder Device Features page** as shown in Figure 7 on page 9:
  - Memory: Clear all except MSS On-chip Flash Memory (eNVM)
  - High-speed serial interfaces: Check SERDESIF\_1
  - Microcontroller Options: Clear All






Figure 7 • SmartFusion2 SoC FPGA System Builder Configurator

9. Click Next. The System Builder - Memories page is displayed.



10. Click Next. The System Builder – Peripherals page is displayed. Drag the Fabric AMBA Master to MSS\_FIC\_0 – Fabric Master Subsystem as shown in Figure 8. It enables the MSS FIC\_0 slave interface.




Figure 8 • System Builder Configurator - Peripherals Page

11. Disable the MSS Peripherals except MSS\_GPIO. The **System Builder – Peripherals** page is displayed as shown in Figure 9 on page 11. Configure **MSS\_FIC\_0 – Fabric Master Subsystem** for AHB-Lite by clicking on the AMBA\_MASTER\_0 configurator button highlighted in Figure 9 on page 11. This displays a drop-down list as shown in Figure 10 on page 11.






Figure 9 • System Builder Configurator - Peripherals Page

12. Select AHBLite from the drop-down list as shown in Figure 10.




Figure 10 • Configuring AMBA Master

13. Configure MSS\_GPIO by clicking MSS\_GPIO Configure as shown in Figure 11.




Figure 11 • System Builder - Peripherals Page

- 14. Double-click MSS\_GPIO configuration button as shown in Figure 11 and configure:
  - GPIO 0 to GPIO 7 as outputs and their connectivity to FABRIC A to connect with LEDs
  - GPIO\_8 to GPIO\_11 as inputs and their connectivity to FABRIC\_A, to connect with DIP switches

This design requires configuring GPIO\_0 to GPIO\_7 to drive LED\_1 to LED\_8 on the SmartFusion2 Development Kit, and GPIO\_8 to GPIO\_11 to connect DIP1 to DIP4. These signals will be routed through the fabric to the I/O pins.



Figure 12 shows the MSS GPIO Configurator.




Figure 12 • GPIO Configuration

15. Click **OK** on MSS GPIO Configurator.



16. Click Next. The System Builder – Clock page is displayed, as shown in Figure 13. Change the configuration of System Clock from 100 MHz to 50 MHz. The dedicated input pad will be connected to on board 50 MHz oscillator. The M3 CLK is configured to 100 MHz by default.



Figure 13 • System Builder Configurator - Clock Page

- 17. Click **Next**. The **System Builder Microcontroller** page is displayed. Leave all the default selections.
- 18. Click Next. The System Builder SECDED page is displayed. Leave all the default selections.
- 19. Click Next. The System Builder Security page is displayed. Leave all the default selections.
- 20. Click Next. The System Builder Interrupts page is displayed. Leave all the default selections.
- 21. Click **Next**. The **System Builder Memory Map** page is displayed. Leave all the default selections.
- 22. Click Finish.

The System Builder generates the system based on the selected options.



The System Builder block is created and added to Libero SoC project automatically, as shown in Figure 14.




Figure 14 • SmartFusion2 SoC FPGA System Builder Generated System

Note:

The two soft cores (CoreResetP and CoreConfigP) will be automatically instantiated and connected by the System Builder. How these blocks are connected can be seen by opening the System Builder component in the SmartDesign canvas.

CoreResetP and CoreConfigP are responsible for the reset and configuration of ASIC peripherals. In this particular demo they are used to reset and configure the SERDESIF module. These modules are included in the System Builder generated component when an ASIC peripheral is selected.



## Instantiating the SERDESIF Component in PCle\_Demo\_top SmartDesign

The Libero SoC Catalog provides IP cores that can be easily dragged-and-dropped into the SmartDesign Canvas workspace. Many of these IPs are free to use while several require a license agreement. The SERDESIF module that supports the PCIe embedded interface is included in the catalog. To instantiate the SERDESIF component in the **PCIe\_Demo\_top** SmartDesign, expand the **Peripherals** category in the Libero SoC Catalog.




Figure 15 • IP Catalog



- 1. Drag the **High Speed Serial Interface** onto the **PCIe\_Demo\_top SmartDesign** canvas. If the component appears shadowed in the Vault, right-click the name and select **Download**.
- 2. Double-click the **SERDES\_IF\_0** component in the SmartDesign canvas to open the **SERDES** configurator. Configure the SERDES with the following settings as shown in Figure 16:

- Select SERDESIF 1

Simulation Level: BFM PCIeProtocol1: Number of Lanes: x4

- Protocol1: Type: PCle

- CLK\_BASE Frequency (MHz): 100

Lane Configuration: Speed: 5.0 Gbps(Gen2)

Lane Configuration:

Reference Clock Source: REFCLK0 (Differential)




Figure 16 • SERDES Configurator



- 3. Click **Configure PCle** in Protocol1 as shown in Figure 16 on page 17. Make following settings in the Configuration tab as shown in Figure 17 on page 19.
  - Fabric Interface (AXI/AHBLite)
    - Bus: select as AHBLite from the drop-down list
  - Base Address Registers
    - BAR 0 Width: 32-bit, Size: 1 MB (to access MSS Peripheral address space)
    - BAR 1 Width: 32-bit, Size: 64 KB (to access eSRAM memory)
  - Identification Registers
    - Device ID: 0x11AA (MicroSemi ID)
    - Subsystem Vendor ID: 0x11AA (MicroSemi ID)






Figure 17 • PCle Configuration for Protocol 1



- 4. Click the **Master Interface** tab to configure the PCIe master windows. The PCIe AXI master windows are used to translate the PCIe address domain to the local device address domain. In this demo the PCIe AXI master windows are used to translate the address of BAR0 and BAR1 to CoreGPIO address and COREAHBLSRAM address. Make settings as shown in Figure 18.
  - Select Window 0 and configure following settings:
    - Size: Select as 1MB from the drop-down list
    - PCIe BAR: Select as Bar0 from the drop-down list
    - Local Address: Enter values as 0x40000 to translate the BAR0 address space to CoreGPIO address (0x4000\_0000)
  - Select Window 1 and configure following settings
    - Size: Select as 64KB from the drop-down list
    - PCIe BAR: Select as Bar1 from the drop-down list
    - Local Address: Enter values as 0x20000 to translate the BAR1 address space to COREAHBLSRAM address (0x2000\_0000)



For more information on PCIe address translation, refer to the "Address Translation on the AXI Master Interface" section of the *SmartFusion2 SoC FPGA High Speed Serial Interfaces User Guide*.




Figure 18 • PCIe Configuration Memory

- 5. Click **OK** to close PCle Configuration window.
- 6. Click **OK** to save and close the High Speed Serial Interface Configurator.



#### Instantiating Debounce Logic in PCle\_Demo\_top SmartDesign

- 1. The demo provides a push button on the SmartFusion2 Development Kit to send an interrupt to the Host PC. This push button generates switch bounce that causes multiple interrupts to PCle. Debounce logic is required to avoid the switch bounce.
- 2. To add the debounce logic to the PCle demo design, click File > Import > HDL Source files.
- Browse to the Debounce.v or Debounce.vhd file location in the design files folder: M2S\_PCIE\_Control\_DEMO\_DF/Source Files. Figure 19 shows the DEBOUNCE component in the Design Hierarchy window.




Figure 19 • DEBOUNCE Component in the Design Hierarchy Window



4. Click the **PCIe\_Demo\_top** tab and drag the **DEBOUNCE** component from the **Design Hierarchy** into the **PCIe\_Demo\_top SmartDesign** canvas as shown in Figure 20. A SmartDesign symbol for the Verilog HDL file is automatically generated.




Figure 20 • DEBOUNCE Component in Design Hierarchy

The PCIe\_Demo\_top is displayed as shown in Figure 22 on page 25. Connect the pins of all the blocks as described in the "Connecting Components in PCIe\_Demo\_top SmartDesign" section.

#### Connecting Components in PCIe\_Demo\_top SmartDesign

There are three methods for connecting components in PCIe Demo top SmartDesign.

The first method is by using the **Connection Mode** option. To use this method, change the SmartDesign to connection mode by clicking **Connection Mode** on the SmartDesign window, as shown in Figure 22 on page 25. The cursor changes from the normal arrow shape to the connection mode icon shape. To make a connection in this mode, click on the first pin and drag-drop to the second pin that you want to connect.

The second method is by selecting the pins to be connected together and selecting **Connect** from the context menu. To select multiple pins to be connected together, press down the **CTRL** key while selecting the pins. Right-click the input source signal and select **Connect** to connect all the signals together. Similarly, select the input source signal, right-click it, and select **Disconnect** to disconnect the signals already connected.



The third method is by using the Quick Connect option. To use this method, change the SmartDesign to quick connect mode by clicking on Quick Connect mode on the SmartDesign window, as shown in Figure 21. Quick connect window will be opened. Find the Instance Pin you want to connect and click to select it. In Pins to Connect, find the pin you wish to connect, right-click and choose Connect as shown in Figure 21.




Figure 21 • Quick Connect Window






Figure 22 • PCle Demo Top in SmartDesign

Use one of the three options described above and make the following connections:

- 1. Expand FIC\_0\_PINS of PCIe\_Demo\_0 and make connections as shown in Table 2.
- 2. Right-click FIC\_0\_LOCK and select mark unused

#### Table 2 • FIC\_0\_PINs

From PCIe_Demo_0			То
FIC 0 CLK		CLK_BASE of SERDES_IF_0	
TIO_U_CER			CLK of DEBOUNCE_0

3. Expand SDIF1\_PINS of PCIe\_Demo\_0 and make connections as shown in Table 3.

Table 3 • SDIF1\_PINS

From PCIe_Demo_0	To SERDES_IF_0
SDIF1_PHY_RESET_N	PHY_RESET_N
SDIF1_CORE_RESET_N	CORE_RESET_N
SDIF1_SPLL_LOCK	SPLL_LOCK

4. Right-click SDIF1\_PERST\_N and select Promote to Top Level.



5. Expand INIT\_PINS of PCIe\_Demo\_0 and make connections as shown in Table 4.

#### Table 4 • INIT PINS

From PCIe_Demo_0	To SERDES_IF_0
INIT_APB_S_PCLK	APB_S_PCLK
INIT_APB_S_PRESET_N	APB_S_PRESET_N

- 6. Right-click INIT\_DONE and select mark unused.
- 7. Connect MSS\_READY of PCIe\_Demo\_0 and RESET\_N of DEBOUNCE\_0.
- 8. Right-click the FAB\_RESET\_N of PCle\_Demo\_0 and select Tie High.
- 9. Right-click the GPIO\_FABRIC of PCIe\_Demo\_0 and select Promote to Top Level.
- 10. Right-click POWER\_ON\_RESET\_N of PCIe\_Demo\_0 and select Mark Unused.
- 11. Right-click SDIF\_READY of PCIe\_Demo\_0 and select Mark Unused.
- 12. Connect AMBA MASTER 0 of PCIe Demo 0 and AHB MASTER of SERDES IF 0
- 13. Expand FAB\_CCC\_PINS, right-click FAB\_CCC\_GL3 and select Mark Unused.
- 14. Connect SDIF1\_INIT\_APB of PCIe\_Demo\_0 and APB\_SLAVE of SERDES\_IF\_0.
- 15. Right-click the SWITCH of DEBOUNCE\_0 and select Promote to Top Level.
- 16. Select the below ports of **SERDES\_IF\_0** by pressing down the **CTRL** key, right-click, and select **Mark Unused**.
  - PCIE SYSTEM INT
  - PLL LOCK INT
  - PLL\_LOCKLOST\_INT
  - PCIE EV 1US
  - REFCLK0 OUT

The PCIe supports four interrupts. This design uses only one interrupt out of four by connecting the unused interrupts to logic '0'. To connect unused interrupt pins to logic '0' split the interrupt pins to two





groups. To do that right-click the PCIE\_INTERRUPT[3:0] of SERDES\_IF\_0 and select Edit Slice. The Edit Slice window is displayed as shown in Figure 23.




Figure 23 • Edit Slices

17. Click the + sign and create a slice with the Left index 0 and the Right index 0. Click + again to create a second slice with Left index 3 and Right index 1 as shown in Figure 24.




Figure 24 • Edit Slices

- 18. Expand PCIE\_INTERRUPT[3:0], right-click the PCIE\_INTERRUPT[3:1], and select Tie low.
- 19. Connect INTERRUPT of DEBOUNCE\_0 to the PCIE\_INTERRUPT[0] of SERDES\_IF\_0.



20. Click **Auto arrange instances** to arrange the instances and click **File > Save**. The PCle\_Demo\_top is displayed as shown in Figure 25.




Figure 25 • PCle Demo Top Design



21. Click the PCIe\_Demo\_top tab and click Generate Component icon as shown in Figure 26.




Figure 26 • Generate Component

The message "'PCIe\_Demo\_top' was successfully generated" is displayed in the Libero SoC log window if the design is generated without any error. The log window is displayed on a successful component generation as shown in Figure 27



Figure 27 • Log Window

#### **Configuring and Generating Firmware**

1. Click **Configure Firmware Cores** under **Handoff Design for Firmware Development** in Design Flow and clear all drivers except CMSIS as shown in Figure 28.



Figure 28 • Configuring Firmware



Click Export Firmware. The Export Firmware dialog box is displayed as shown in Figure 29.



Figure 29 • Export Firmware

- 2. Browse the Location to export the firmware project.
- 3. Select the Create Project check box.
- 4. Select SoftConsole3.4 from the drop down list.
- 5. Click **OK**. The successful firmware generation window is displayed.
- 6. Click **OK**. The log window is displayed as shown in Figure 30.



Figure 30 • Log Window





#### Step 2: Creating an eNVM Client

The HDL and logical design portion of the demo is now complete. The following sections describe the creation of the Cortex-M3 firmware used to initialize the MSS and SERDESIF.

The eNVM client has to be uploaded with the firmware application to initialize the SERDESIF through **CoreConfigP**. The Cortex-M3 processor executes the code in the eNVM after the SmartFusion2 device has been reset. In this design the eNVM client is created with the firmware application code to initialize the SERDESIF.

 To build the firmware eNVM client, invoke the standalone SoftConsole IDE. The SoftConsoleIDE Project Workspace window is displayed as shown in Figure 31.




Figure 31 • SoftConsole IDE Project Workspace



2. Import the existing project into workspace as shown in Figure 32.




Figure 32 • Import the Existing Project into Workspace

- a. Right-click Project Explorer tab on the left pane and select Import.... The Import dialog box is displayed.
- b. Select Existing Project into Workspace under General folder and click Next. The Import Projects dialog box is displayed.
- c. Click Browse to navigate to the SoftConsole project folder.
- d. Select PCIe\_Demo\_MSS\_CM3\_app and PCIe\_Demo\_MSS\_CM3\_hw\_platform check boxes under Projects.
- e. Select Copy projects into workspace check box.





e. Click Finish. The SoftConsole Workspace window is displayed as shown in Figure 33.




Figure 33 • SoftConsole Workspace

3. Select the projects PCle\_Demo\_MSS\_CM3\_app and PCle\_Demo\_MSS\_CM3\_hw\_platform in the Project Explorer by pressing down the CTRL key.





4. Right-click and select Build Configurations > Set Active > Release as shown in Figure 34.




Figure 34 • Release Mode Option



5. Select PCIe\_Demo\_MSS\_CM3\_app. Right-click and select Properties as shown in Figure 35.




Figure 35 • Properties Option



6. The **Properties for PCle\_Demo\_MSS\_CM3\_app** window is displayed as shown in Figure 36.




Figure 36 • Properties Window

7. In the **Properties for PCle\_Demo\_MSS\_CM3\_app** window, expand the **C/C++ Build** option and select **Settings**.



8. Select **Miscellaneous** and provide the release mode linker script file to the linker by changing the 'Linker flags' field to "-*T../../PCIe\_Demo\_MSS\_CM3\_hw\_platform/CMSIS/startup\_gcc/production-smartfusion2-execute-in-place.ld*" as shown in Figure 37.




Figure 37 • LD File Option

- 9. Click **OK** to close the **Properties for PCIe\_Demo\_MSS\_CM3\_app** window.
- 10. To clean and build the project, select **Project > Clean** as shown in Figure 38.




Figure 38 • Building the SoftConsole Project



11. The **Clean** window is displayed. Click **OK** to build the SoftConsole projects as shown in Figure 39.




Figure 39 • Clean and Build SoftConsole Projects



12. The SoftConsole creates a hex file in the **Release** folder under the **PCle\_Demo\_MSS\_CM3\_app** project as shown in Figure 40.




Figure 40 • Generated Hex File

- 13. Close the SoftConsole project window.
- 14. Open the Libero project and PCle\_Demo\_top tab. Double-click PCle\_Demo\_0 and go to System Builder Memories tab to add the eNVM data storage client.



15. The eNVM configurator window is displayed as shown in Figure 41.




Figure 41 • System Builder - Memory eNVM





16. Select **Data Storage** under the **Available client types** tab and click **Add to System**. The **Add Data Storage Client** window is displayed as shown in Figure 42.




Figure 42 • Add Data Storage Client

17. Enter a data storage Client Name as eNVM in the Add Data Storage Client window.





18. Browse for the hex file generated (as shown in Figure 40 on page 39). The generated executable image can be found in the **Release** folder under the SoftConsole project workspace as shown in Figure 43.




Figure 43 • Browsing for .hex File

19. Click OK in the Add Data Storage Client window as shown in Figure 44.




Figure 44 • Add Data Storage Client



20. Click Next and keep the rest of the System Builder tabs as default.



Figure 45 • Modify Core - ENVM

21. Save PCle\_Demo\_top and regenerate the PCle\_Demo\_top component by clicking Generate Component in SmartDesign.

# Step 3: Developing the Simulation Stimulus

During the design process, SERDESIF was configured for the BFM simulation model. The BFM simulation model replaces the entire PCIe interface with a simple BFM that can send write transactions and read transactions over the AHB-Lite interface. These transactions are driven by a file and allow easy simulation of the FPGA design connected to a PCIe interface. This simulation methodology has the benefit of focusing on the FPGA design since the SmartFusion2 PCIe interface is a fully hardened and verified interface.

This section describes how to modify the BFM script (user.bfm) file that was generated by SmartDesign. The BFM script file simulates PCIe writing/reading to/from the MSS through the FIC 0.



 Open the SERDESIF\_1\_user.bfm file. To open the SERDESIF\_1\_user.bfm, go to the Files tab > Simulation folder, and double-click the SERDESIF\_1\_user.bfm. The SERDESIF\_1\_user.bfm file is displayed, as shown in Figure 46.




Figure 46 • SmartDesign Generated SERDESIF\_1\_user.bfm File

Modify the SERDESIF 1 user.bfm to add the following bfm commands of writing and reading:

```
memmap GPIO 0x40013000;
memmap eSRAM 0x2000000;
procedure main;
# add your BFM commands below:
wait 500us;
wait 500us;
write w GPIO 0x00 0x5;
write w GPIO 0x04
                   0x5;
write w GPIO 0x08 0x5;
write w GPIO 0x0C 0x5;
write w GPIO 0x10 0x5;
write w GPIO 0x14 0x5;
write w GPIO 0x18 0x5;
write w GPIO 0x1C 0x5;
write w GPIO 0x88 0x00;
write w GPIO 0x88 0x01;
write w GPIO 0x88 0x02;
write w GPIO 0x88 0x04;
write w GPIO 0x88 0x08;
```

#### SmartFusion2 SoC FPGA PCIe Control Plane Demo - Libero SoC v11.4 User Guide

```
write w GPIO 0x88 0x10;
write w GPIO 0x88 0x20;
write w GPIO 0x88 0x40;
write w GPIO 0x88 0x80;

write w GPIO 0x88 0x80;

write w eSRAM 0x00 0x12345678;
write w eSRAM 0x04 0x87654321;
write w eSRAM 0x08 0x9ABCDEF0;
write w eSRAM 0x0C 0x0FEDCBA9;

readcheck w eSRAM 0x00 0x12345678;
readcheck w eSRAM 0x04 0x87654321;
readcheck w eSRAM 0x04 0x87654321;
readcheck w eSRAM 0x08 0x9ABCDEF0;
readcheck w eSRAM 0x0C 0x0FEDCBA9;
```

- The modified BFM file appears similar to the file shown in Figure 47.
   BFM commands added in the SERDESIF 1 user.bfm do the following:
  - Perform write to MSS GPIO
  - Perform write to eSRAM
  - Perform read-check from eSRAM




Figure 47 • Modified SERDES User BFM



## **Step 4: Simulating the Design**

The design supports the BFM\_PCle simulation level to communicate with the High Speed Serial Interface block through the master AXI bus interface. Although no serial communication actually goes through the High Speed Serial Interface block, this scenario allows validating the fabric interface connections. The SERDESIF\_1\_user.bfm file under the <Libero project>/simulation folder contains the BFM commands to verify the read/write access to MSS GPIOs and eSRAM.

This section describes how to use the SmartDesign testbench and BFM script file to simulate the design.

- 1. To generate the HDL testbench file follow the below instructions,
  - a. From the File menu, choose New > HDL Testbench as shown in Figure 48.




Figure 48 • HDL Testbench

The Create New HDL Testbench File dialog box is displayed as shown in Figure 49.




Figure 49 • Create New HDL Testbench File

- b. Select Verilog or VHDL under HDL Type.
- c. Enter testbench as a name of the new hdl testbench file and click **OK**.
- Add the wave.do file to the PCle demo design simulation folder by clicking File > Import > Others.



3. Browse to the wave.do file location in the design files folder: M2S\_PCIE\_Control\_Demo\_DF/Source Files. Figure 50 shows the wave.do file under simulation folder in the Files window.




Figure 50 • Wave.do File under Simulation Folder

- 4. Open the Libero SoC project settings (Project > Project Settings).
- 5. Select **Do File** under **Simulation Options** in the Project Settings window. Change the **Simulation runtime** to 250us, as shown in Figure 51 on page 48.



6. Click Save.




Figure 51 • Project Setting - Do File Simulation Runtime Setting

- 7. Select Waveforms under Simulation Options as shown in Figure 52:
  - Select Include Do file.
  - Select Log all signals in the design.
  - Click Close to close the Project settings dialog box.



Select Save when prompted to save the changes.




Figure 52 • Project Setting – Waveform

To run the simulation, double-click **Simulate under Verify Pre-Synthesized Design** in the **Design Flow** window.





ModelSim runs the design for about 450us. The ModelSim transcript window displays the BFM commands and the BFM simulation completed with no errors, as shown in Figure 53.




Figure 53 • SERDES BFM Simulation

8. Figure 54 shows the waveform window with MSS GPIO output signals.




Figure 54 • Simulation Result with MSS GPIO Signals



## **Step 5: Generating the Program File**

 Double-click I/O Constraints in the Design Flow window as shown in Figure 55. The I/O Editor window is displayed after completing Synthesize and Compile.




Figure 55 • I/O Constraints

2. The I/O Editor is displayed. Make the pin assignments shown in Table 5. After the pins have been assigned, the I/O Editor is displayed as shown in Figure 56 on page 53.

Table 5 • Port to Pin Mapping

11 0	
Port Name	Pin Number
CLK0_PAD	U7
GPIO_0_M2F	A18
GPIO_1_M2F	B18
GPIO_2_M2F	D18
GPIO_3_M2F	E18
GPIO_4_M2F	A20
GPIO_5_M2F	D20



Table 5 • Port to Pin Mapping (continued)

Port Name	Pin Number		
GPIO_6_M2F	E20		
GPIO_7_M2F	B20		
GPIO_8_M2F	R3		
GPIO_9_M2F	R4		
GPIO_10_M2F	AE2		
GPIO_11_M2F	AD1		
SWITCH	AA2		
SDIF1_PERST_N	R30		

These pin assignments are for connecting below on the SmartFusion2 Development Kit.

- CLK0\_PAD to 50 MHz Clock Oscillator
- GPIO\_0 to GPIO\_8 for LEDs
- GPIO\_8 to GPIO\_11 for DIP switches
- SWITCH for SW3
- SDIF1\_PERST\_N to PERST of PCIe Edge connector








Figure 56 • I/O Editor

- 3. After updating I/O editor, click Commit and Check.
- Close the I/O editor.
- Click Generate Bitstream as shown in Figure 57 to complete place and route, verify timing, and generate the programming file.



Figure 57 • Generate Bitstream

# **Running the Demo**

## **Demo Setup**

- 1. Connect the FlashPro4 programmer to the J59 connector of SmartFusion2 SoC FPGA Development Kit.
- 2. Connect the jumpers on the SmartFusion2 Development Kit, as shown in Table 6.

Note: While making the jumper connections, the power supply switch **SW7** on the board should be in **OFF** position.

Table 6 • SmartFusion2 SoC FPGA Development Kit Jumper Settings

Jumper	Pin (from)	Pin (to)	Comments
J70, J93, J94, J117, J123, J142, J157, J160, J167, J225, J226, J227	1	2	Default
J2	1	3	Default
J23	2	3	Default

- 3. Connect the power supply to the J18 connector.
- 4. Switch the power supply switch **SW7** to **ON** position.





To program the SmarFusion2 device double-click Run PROGRAM Action in the Design Flow window as shown in Figure 58.




Figure 58 • Run PROGRAM Action

- 6. After Successful programming, power OFF the SmartFusion2 Development Kit and shut down the Host PC.
  - This demo is designed to run in any PCIe Gen 2 compliant slot. If the host PC does not support Gen 2 compliant slot, the demo will switch to Gen 1 mode.
- 7. Connect the J230 PCIe Edge Card Ribbon Cable to Host PC PCIe Gen 2 slot or Gen 1 slot as applicable.
- Caution: Host PC needs to be powered OFF while inserting the PCIe Edge connector. If it is not, the PCIe device detection and selection of Gen1 or Gen2 mode may not occur properly. This is very dependent on the host PC PCIe configuration. It is recommended that the host PC is powered OFF before inserting the PCIe card.

8. The board setup is shown in Figure 59.




Figure 59 • SmartFusion2 Development Kit Setup

9. Switch the power supply switch SW7 to ON position.

# **Running the Demo Design**

This demo can run on both windows and Red Hat Linux operating system.

To run the demo on Windows operating system GUI, Jungo drivers are provided. Refer to Running the Demo Design on Windows.

To run the demo on Linux operating system native Red Hat Linux drivers and command line scripts are provided. Refer to Running the Demo Design on Linux.



## **Running the Demo Design on Windows**

1. Power on the Host PC and check the Host PC Device Manager for PCIe Device. It will be similar to Figure 60. If the device is not detected, power cycle the SmartFusion2 Development Kit and click "scan for hardware changes" in Device Manager.




Figure 60 • Device Manager - PCle Device Detection

- If the Host PC has any other installed drivers (previous versions of Jungo drivers) for the SmartFusion2PCle device, uninstall them. To uninstall previous versions of Jungo drivers follow steps 12 and 13.
- To uninstall previous Jungo drivers go to device manager and right-click on DEVICE as shown in Figure 61 on page 58 device uninstall.






Figure 61 • Device Uninstall



4. The DEVICE uninstall window is displayed as shown in Figure 62 Confirm Device Uninstall Select Delete the driver software for this device. After uninstalling previous Jungo drivers, make sure that the PCI Device is detected in the Device Manager window as shown in Figure 62 Device manager.



Figure 62 • Confirm Device Uninstall

Note: If the device is still not detected, check whether or not the BIOS version in Host PC is latest, and if PCI is enabled in the Host PC BIOS.

#### **Drivers Installation**

The PCIe Demo uses a driver framework provided by Jungo WinDriverPro. To install the PCIe drivers on Host PC for SmartFusion2 Development Kit, use the following steps:

- 1. Extract the **PCIe\_Demo.rar** to C:\ drive. The PCIe\_Demo.rar is located in the provided design files:
  - M2S\_PCIE\_Control\_DEMO\_DF\Windows\_64bit\Drivers\PCIe\_Demo.rar
- 2. Run the batch file C:\PCle\_Demo\DriverInstall\Jungo\_KP\_install.bat

  Note:Installing these drivers require Host PC Administration rights.

**Microsemi** 

3. Click Install if the window is displayed as shown in Figure 63.



Figure 63 • Jungo Driver Installation

Note: If the installation is not in progress, right-click on the command prompt and select Run as administrator. Run the batch file C:\PCIe\_Demo\DriverInstall\Jungo\_KP\_install.bat from command prompt.

4. Click **Install this driver software anyway** if the window appears as shown in Figure 64.




Figure 64 • Windows Security



#### PCIe Demo GUI

SmartFusion2 PCIe Demo GUI is a simple graphic user interface that runs on the Host PC to communicate with the SmartFusion2 PCIe EP device. The GUI provides the PCIe link status, driver information, and demo controls. The GUI invokes the PCIe driver installed on the Host PC and provides commands to the driver according to the user selection.

Use the following steps to install the GUI:

- Extract the PCIe\_Demo\_GUI\_Installer.rar from the provided design files: M2S\_PCIE\_Control\_Demo\_DF\\Windows\_64bit\GUI.
- 2. Double-click **setup.exe** in the provided GUI installation (PCIe\_Demo\_GUI\_Installer\setup.exe). Apply default options as shown in Figure 65.




Figure 65 • GUI Installation



3. Click **Next** to complete the installation. After successful installation the following window is displayed:




Figure 66 • Successful GUI Installation

4. Restart the host PC.



### Running the Design

1. Check the Host PC **Device Manager** for the drivers. If the device is not detected, power cycle the SmartFusion2 Development Kit and click "scan for hardware changes" in Device Manager. Make sure that the board is switched on.




Figure 67 • Device Manager - PCle Device Detection

Note: If a warning symbol is displayed on the **DEVICE** or **WinDriver** icons in the **Device Manager**, uninstall them and start from step1 of "Drivers Installation" on page 59.



2. Invoke the GUI from **ALL Programs > PCleDemo > PCle Demo**. The GUI is displayed as shown in Figure 68.




Figure 68 • PCle Demo GUI



3. Click the **Connect** button at the top-right corner of the GUI. The messages will be displayed on the GUI as shown in Figure 69.




Figure 69 • Version Information





4. Clicking **Demo Controls** in the GUI displays the LEDs options and DIP switch positions as shown in Figure 70.



Figure 70 • Demo Controls

- 5. Click LEDs in GUI to ON/OFF the LEDs on SmartFusion2 Development Kit.
- 6. Click Start LED ON/OFF Walk to blink the LEDs on SmartFusion2 Development Kit.
- 7. Click Stop LED ON/OFF Walk to stop the LEDs blinking.
- 8. Change the DIP switch positions on the SmartFusion2 Development Kit (SW10) and observe the similar position of switches in GUI SWITCH MODULE.
- 9. Click **Enable Interrupt Session** to enable the PCle interrupt.



10. Press the push button SW3 on the SmartFusion2 Development Kit and observe the interrupt count on the **Interrupt Counter** field in GUI as shown in Figure 71.




Figure 71 • Interrupt Counter

11. Click Clear/Disable Interrupts to clear and disable the PCle interrupts.



12. Click **Config Space** to read details about the PCle configuration space. Figure 72 shows the PCle configuration space.




Figure 72 • Configuration Space

13. Click PCIe R/W to perform read and writes to eSRAM memory through BAR1 space. Figure 73 shows the PCIe R/W window.





14. Enter the address in the Address field between 0x0000 to 0xFFFC. The Data field accepts a 32-bit hexadecimal value.




Figure 73 • Perform Read and Write to eSRAM Using PCle

15. Click Exit to quit the demo.





## **Running the Demo Design on Linux**

- 1. Switch ON the Red Hat Linux Host PC.
- 2. Red Hat Linux Kernel detects the SmartFusion2 PCle end point as Actel Device.
- 3. On Linux Command Prompt Use 1spci command to display the PCle info.
  - # lspci




Figure 74 • PCIe Device Detection

#### **Drivers Installation**

Enter the following commands in the Linux command prompt to install the PCIe drivers:

1. Create the **sf2** directory under the **home**/ directory using the following command:

```
# mkdir /home/sf2
```

- 2. Copy the M2S\_PCIE\_Control\_DEMO\_DF\Linux\_64bit\Drivers\PCIe\_Driver folder from the Windows host PC and place it into the /home/sf2 directory of RedHat Linux host PC.
- 3. Copy the M2S\_PCIE\_Control\_DEMO\_DF\Linux\_64bit\Drivers\inc folder from the Windows host PC and place it into the /home/sf2 directory of RedHat Linux host PC.

The /home/sf2 directory must contain PCIe Driver/ inc/ folders.

4. Execute 1s command to display the contents of /home/sf2 directory.

# 1s

5. Change to inc/ directory by using the following command:

#cd /home/sf2/inc



6. Edit the board.h file for SmartFusion2 Development Kit as shown in Figure 75.

#vi board.h
#define SF2
#undef IGL2




Figure 75 • Edit board.h File

- 7. To save the selected file, execute the :wg command
- 8. Change to PCle\_Driver/ directory using the cd command:

```
#cd /home/sf2/PCIe_Driver
```

9. To compile the Linux PCIe device driver code, execute make command.

```
#make clean [To clean any *.o, *.ko files]
#make
```

- 10. The kernel module, pci\_chr\_drv\_ctrlpln.ko creates in the same directory.
- 11. To insert the Linux PCle device driver as a module, execute insmod command.

```
#insmod pci_chr_drv_ctrlpln.ko
```

Note: Root privileges are required to execute this command.






Figure 76 • PCle Device Driver Installation

12. After successful Linux PCIe device driver installation, check /dev/MS\_PCI\_DEV got created by using the following Linux command:

```
#ls/dev/MS PCI DEV
```

Note: /dev/MS\_PCI\_DEV interface is used to access the SmartFusion2 PCle end point from Linux user space.

# Linux PCIe Application Compilation and PCIe Control Plane Utility Creation

1. Change to the /home/sf2/ directory using the following command:

```
#cd /home/sf2
```

- 2. Copy the M2S\_PCIE\_Control\_DEMO\_DF\Linux\_64bit\Util\PCIe\_App folder from the Windows host PC and place it into the /home/sf2 directory of RedHat Linux host PC.
- 3. Change to the /home/sf2/PCIe\_App directory using the following command:

```
#cd /home/sf2/PCIe App
```

4. Compile the Linux user space application pole appln ctrlpln.c by using god command.

```
#gcc -o pcie_ctrlplane pcie_appln_ctrlpln.c
```






Figure 77 • Linux PCle Application Utility

- 5. After successful compilation, Linux PCIe application utility pcie\_ctrlplane creates in the same directory.
- 6. On Linux Command Prompt run the pcie ctrlplane utility as:
  - #./pcie\_ctrlplane
- 7. Help menu displays as shown in Figure 77.



### **Execution of Linux PCIe Control Plane Features**

### **LED Control**

LED1 to LED8 is controlled by writing data to SmartFusion2 LED Control Registers.

- #./pcie ctrlplane 1 0x000000FF [LED ON]
- #./pcie\_ctrlplane 1 0x00000000 [LED OFF]




Figure 78 • Linux Command - LED Control

led\_blink.sh, contains the shell script code to perform LED Walk ON where as Ctrl C exits the shell script and LED Walk turns OFF.

Run the led\_blink.sh shell script using sh command.

#sh led blink.sh

74 Revision 3



#### **SRAM Read/Write**

### 64 KB SRAM is accessible for SmartFusion2 Development Kit.

- #./pcie ctrlplane 2 1 0xFF00FF00 0x1000 [SRAM WRITE]
- #./pcie ctrlplane 3 0 0x1000 [SRAM READ]




Figure 79 • Linux Command - SRAM Read/Write



#### **DIP Switch Status**

Dip Switch on SmartFusion2 Development Kit consists of 4 electric switches to hold the device configurations. Linux PCIe utility reads the corresponding switches (ON/OFF) state.

#./pcie\_ctrlplane 4 [DIP Switch Status]




Figure 80 • Linux Command - DIP Switch

76 Revision 3



### **PCIe Configuration Space Display**

PCIe Configuration Space contains the PCIe device data, such as Vendor ID, Device ID, Base Address 0.

Note: Root Privileges are required to execute this command.

#./pcie ctrlplane 5 1 [Read PCIe Configuration Space]




Figure 81 • Linux Command - PCle Configuration Space Display

### PCle Link Speed and Width

Note: Root Privileges are required to execute this command.

#./pcie ctrlplane 5 2 [Read PCIe Link Speed and Link Width]




Figure 82 • Linux Command - PCle Link Speed and Width








Figure 83 • Linux Command - PCle Link Speed and Width

## Microsemi

### PCle Interrupt Control (Enable/Disable) and Interrupt Counter

SmartFusion2 Development Kit enable/disable the MSI interrupts by writing data to its PCIe configuration space.

Interrupt Counter holds the number of MSI interrupts got triggered by pressing the SW3 Push Button.

- #. /pcie\_ctrlplane 6 0 [Disable Interrupts]
  #. /pcie\_ctrlplane 6 1 [Enable Interrupts]
  #. /pcie ctrlplane 7 [Interrupt Counter Value]
- Applications Places System 3:54 PM 🐠 root@localhost:/home/sf2/PCle\_App <u>File Edit View Terminal Tabs H</u>elp [root@localhost PCIe\_App]# ./pcie\_ctrlplane Description: LED Control [1], Led Data [0x0-0x000000FF] Example: ./pcie\_ctrlplane 1 0x000000FF Description: SRAM\_WRITE [2], Write[1], SRAM Data [0x0-0xFFFFFFFF], SRAM Offset[0x0-0x3FFF] Example: ./pcie\_ctrlplane 2 1 0x12345678 0x10 Description: SRAM\_READ [3], Read[0], SRAM Offset[0x0-0x3FFF] Example: ./pcie ctrlplane 3 0 0x10 Description: Dip Switch Status [4] Example: ./pcie\_ctrlplane 4 Description: PCIe Device Info [5], Display PCIe Configuration Space/PCIe Device Detailed Info[1/2] Example: ./pcie\_ctrlplane 5 1 Description: PCIe Interrupt Control [6], Enable/(Clear/Disable)[1/0] Example: ./pcie\_ctrlplane 6 1 Description: PCIe Interrupt Count [7] Example: ./pcie\_ctrlplane 7 [root@localhost PCIe Appl# ./pcie ctrlplane 6 1 [root@localhost PCIe\_App]# ./pcie\_ctrlplane 7 SF2 PCIe Interrupt Counter Value : 0 [root@localhost PCIe\_App]# ./pcie\_ctrlplane 7 FF2 PCIe Interrupt Counter Value : 4
  [root@localhost PCIe\_App]# ./pcie\_ctrlplane 6 0 [root@localhost PCIe\_App]# ./pcie\_ctrlplane 7
  SF2 PCIe Interrupt Counter Value : 0 [root@localhost PCIe\_App]# ./pcie\_ctrlplane 7
  SF2 PCIe Interrupt Counter Value : 0 [root@localhost PCIe\_App]# pcle\_Detection' Save Screenshot Starting Take Screenshot

Figure 84 • Linux Command - PCle Interrupt Control

## Conclusion

This demo describes how to access the PCIe endpoint features of SmartFusion2 and how to create a simple design and verify the design using BFM simulation. This demo demonstrates that the Host PC can easily communicate with SmartFusion2 Development Kit through the provided GUI and Drivers. This demo also provides a Linux PCIe application for accessing PCIe EP device through Linux PCIe Device Driver.

80 Revision 3



# A – List of Changes

The following table lists the critical changes that were made in each revision of the chapter in the demo guide.

Date	Changes	Page
Revision 3 (August 2014)	Updated the document for Libero v11.4 software release (SAR 59644).	NA
Revision 2 (April 2014)	Updated the document for Libero v11.3 software release (SAR 56081).	NA
Revision 1 (December 2013)	Updated the document for Libero v11.2 software release (SAR 52109) (SAR 52909) and (SAR 50779).	NA
Revision 0 (June 2013)	Initial Release	NA





## **B** - Product Support

Microsemi SoC Products Group backs its products with various support services, including Customer Service, Customer Technical Support Center, a website, electronic mail, and worldwide sales offices. This appendix contains information about contacting Microsemi SoC Products Group and using these support services.

### **Customer Service**

Contact Customer Service for non-technical product support, such as product pricing, product upgrades, update information, order status, and authorization.

From North America, call 800.262.1060 From the rest of the world, call 650.318.4460 Fax, from anywhere in the world, 408.643.6913

## **Customer Technical Support Center**

Microsemi SoC Products Group staffs its Customer Technical Support Center with highly skilled engineers who can help answer your hardware, software, and design questions about Microsemi SoC Products. The Customer Technical Support Center spends a great deal of time creating application notes, answers to common design cycle questions, documentation of known issues, and various FAQs. So, before you contact us, please visit our online resources. It is very likely we have already answered your questions.

## **Technical Support**

Visit the Customer Support website (www.microsemi.com/soc/support/search/default.aspx) for more information and support. Many answers available on the searchable web resource include diagrams, illustrations, and links to other resources on the website.

### **Website**

You can browse a variety of technical and non-technical information on the SoC home page, at www.microsemi.com/soc.

## Contacting the Customer Technical Support Center

Highly skilled engineers staff the Technical Support Center. The Technical Support Center can be contacted by email or through the Microsemi SoC Products Group website.

### **Email**

You can communicate your technical questions to our email address and receive answers back by email, fax, or phone. Also, if you have design problems, you can email your design files to receive assistance. We constantly monitor the email account throughout the day. When sending your request to us, please be sure to include your full name, company name, and your contact information for efficient processing of your request.

The technical support email address is soc tech@microsemi.com.



### **My Cases**

Microsemi SoC Products Group customers may submit and track technical cases online by going to My Cases.

### Outside the U.S.

Customers needing assistance outside the US time zones can either contact technical support via email (soc\_tech@microsemi.com) or contact a local sales office. Sales office listings can be found at www.microsemi.com/soc/company/contact/default.aspx.

## **ITAR Technical Support**

For technical support on RH and RT FPGAs that are regulated by International Traffic in Arms Regulations (ITAR), contact us via soc\_tech\_itar@microsemi.com. Alternatively, within My Cases, select **Yes** in the ITAR drop-down list. For a complete list of ITAR-regulated Microsemi FPGAs, visit the ITAR web page.







Microsemi Corporate Headquarters
One Enterprise, Aliso Viejo CA 92656 USA
Within the USA: +1 (800) 713-4113
Outside the USA: +1 (949) 380-6100
Sales: +1 (949) 380-6136
Fax: +1 (949) 215-4996

E-mail: sales.support@microsemi.com

Microsemi Corporation (Nasdaq: MSCC) offers a comprehensive portfolio of semiconductor and system solutions for communications, defense and security, aerospace, and industrial markets. Products include high-performance and radiation-hardened analog mixed-signal integrated circuits, FPGAs, SoCs, and ASICs; power management products; timing and synchronization devices and precise time solutions, setting the world's standard for time; voice processing devices; RF solutions; discrete components; security technologies and scalable anti-tamper products; Power-over-Ethernet ICs and midspans; as well as custom design capabilities and services. Microsemi is headquartered in Aliso Viejo, Calif. and has approximately 3,400 employees globally. Learn more at www.microsemi.com.

© 2014 Microsemi Corporation. All rights reserved. Microsemi and the Microsemi logo are trademarks of Microsemi Corporation. All other trademarks and service marks are the property of their respective owners.