

# IGLOO2 FPGA SRAM Initialization from eNVM -Libero SoC v11.4

### **Table of Contents**

Purpose	
References	
Design Requirements	
Embedded SRAM Blocks in IGLOO2 FPGAs	
IGLOO2 FPGA eNVM Controller for Data Storage	
SRAM Initialization Reference Design	4
Fabric Master Design Example	
Hardware Implementation	8
Customizing the Wrapper Interface	11
Conclusion	11
Appendix A - Design and Programming Files	12
List of Changes	13


### **Purpose**

This application note describes how to initialize the SRAM block with the user data after power-up.

## Introduction

IGLOO<sup>®</sup>2 field programmable gate array (FPGA) devices have embedded static random access memory (SRAM) blocks in the fabric. There are two types of SRAM blocks in IGLOO2 FPGA fabric: Large SRAMs (LSRAMs) and Micro SRAMs (uSRAMs). LSRAMs are large SRAM blocks embedded in IGLOO2 FPGA fabric device, and are used for creating big FIFOs or storing large amount of data. In contrast to LSRAM blocks, the uSRAMs are small SRAM blocks embedded in IGLOO2 FPGA device. The LSRAM and uSRAM blocks are volatile memory types where the stored data disappears if the power goes off. After powering-up the device, the content of the SRAM is unknown. There are some applications which require the SRAM data to be initialized and validated after powering-up the device.

This application note explains the method for initializing LSRAM and uSRAM in IGLOO2 FPGA using a fabric master logic block. A design example is also provided in this application note. Figure 1-2 on page 5 shows a block diagram of the design examples available in the application note. The SRAM initialization data is stored in eNVM during programming and after powering up the device. A fabric master block transfers the data from the eNVM to SRAM blocks. The reference designs use the SRAM block configured as a two-port memory, but this approach can be used for all the variations of LSRAM and uSRAM in the IGLOO2 FPGA device. The reference design is simulated and tested using IGLOO2 Evaluation kit.



### References

The following is a list of references used in IGLOO2 FPGA SRAM Initialization from eNVM application note. The references complement and help in understanding the relevant Microsemi<sup>®</sup> IGLOO2 FPGA device flows and features that are demonstrated in this document:

- IGLOO2 FPGA Fabric User Guide
- IGLOO2 FPGA High Speed Serial Interfaces User Guide
- SmartDebug Hardware Design Debug Tools Tutorial
- IGLOO2 Evaluation Kit

## **Design Requirements**

Table 1 lists the Design Requirements.

#### Table 1 • Design Requirements

Design Requirements	Description
Hardware Requirements	
<ul> <li>IGLOO2 Evaluation Kit</li> <li>12V Wall-Mounted Power Supply (provided along with the kit)</li> <li>FlashPro4 programmer (provided along with the kit)</li> <li>M2GL010TS-1FGG484 device</li> </ul>	Rev C or later
Host PC or Laptop	Any 64-bit Windows Operating System
Software Requirements	
Libero <sup>®</sup> System-on-Chip (SoC)	v11.4
USB to UART drivers	-
One of the following serial terminal emulation programs: <ul> <li>HyperTerminal</li> <li>TeraTerm</li> <li>PuTTY</li> </ul>	-

## Embedded SRAM Blocks in IGLOO2 FPGAs

This section describes the different fabric SRAM blocks that are available in various IGLOO2 devices and clarifies their differences.

Table 2 lists the different types of fabric SRAM blocks available in various IGLOO2 FPGA devices:

#### Table 2 • SRAM Blocks in Various IGLOO2 FPGA Devices

Features		M2GL005	M2GL010	M2GL025	M2GL050	M2GL090	M2GL150
LSRAM Blocks	18K	10	21	31	69	109	236
uSRAM Blocks	1K	11	22	34	72	112	240
Total (KBits)	RAM	191	400	592	1314	2074	4488

LSRAM blocks, as known as large SRAMs, can be configured as a dual-port SRAM or two-port SRAM. The LSRAM that is configured as the dual-port SRAM provides two independent access ports: Port A



and Port B. In dual-port SRAM mode, data can be written to either or both the ports; also can be read from either or both the ports. Each port has its own address, data in, data out, clock, clock enable, and write enable. The LSRAM configured as two-port SRAM has Port A dedicated for read operations, and Port B dedicated for write operations. The read and write operations in LSRAM are performed in the Synchronous mode and require a clock edge.

uSRAM has two read ports (Port A and Port B) and one write port (Port C). The read operation can be performed in both synchronous and asynchronous modes. The write operation can be done only in synchronous mode. Refer to *IGLOO2 FPGA Fabric User's Guide* for more information.

The SRAM blocks support rich variations in size and features of memory blocks for IGLOO2 FPGA devices; however, these variations require changes when initializing the SRAM blocks for a specific implementation; these changes do not affect the fundamentals of the reference design. Therefore, the reference design in this application note uses the LSRAM block configured as two-port memory. Customizing the reference design for different feature and size of SRAM is discussed in the "Customizing the Wrapper Interface" section.

### IGLOO2 FPGA eNVM Controller for Data Storage

The design example uses the eNVM array in HPMS as the source of SRAM initialization. The flash memory block in the eNVM is used to store the SRAM initialization data, and the data is loaded to SRAM after powering-up the device. The eNVM Controller is an advanced high-performance bus (AHB) slave that provides access to eNVM. It converts the logical AHB addresses to physical eNVM addresses and allows commanding the eNVM to perform specific tasks such as read, write, and delete operations. Refer to the *Embedded eNVM Controller* section in the *IGLOO2 FPGA High Performance Memory Subsystem User's Guide* for more information.

In the design examples, a data storage client is created to load the SRAM initialization, which is configured to be 64x8. Figure 1-1 shows the eNVM Configurator and the data storage client graphical



IGLOO2 FPGA SRAM Initialization from eNVM - Libero SoC v11.4

user interface (GUI) in Libero SoC. To allow the eNVM data storage client for simulation, select the **Use Content for Simulation** check box.

System Builder - Memories	
Device Features Memories	Peripherals     Clocks     HPMS Options     SECDED     Security     Memory Map            Modify Data Storage Client           Q           Q           Z
ENVM	Cient name: sram_data
Available Client types	eNVM
Data Storage Serialization	Content:
Add to System Usage Statistics Available Pages: 2000 Used Pages: 1 Free Pages: 1999	Start address: 0x 800 Size of word: 8 bits Number of Words: 64 (decimal) Use as ROM  Vise Content for Simulation
< Optmize	Help Ok Cancel Edt Delete
Help  Cancel	Back Next

Figure 1-1 • eNVM Configurator GUI

## **SRAM Initialization Reference Design**

The reference design is described and analyzed in the following sections:

- Fabric Master Design Example—discusses the functionality, architecture, and operation of the design.
- **Hardware Implementation**—discusses the hardware implementations, and demonstrates the functionality of the code by running SmartDebug and looking at the SRAM content on IGLOO2 Evaluation Kit board.
- **Customizing the Wrapper Interface**—provides guidelines on how to instantiate, and how to use the reference design in the user design.



## Fabric Master Design Example

This section describes the functionality, architecture, and operation of the fabric master design example. The fabric master acts as an advanced peripheral bus v3 (APB3) master to read data from eNVM after power-up and load the fabric SRAM block. Figure 1-2 shows a top-level block diagram of the fabric master design example.




Figure 1-2 • Top Level Block Diagram

After the fabric master finishes the SRAM initialization, the APB3 wrapper interface asserts a section signal (SEL) to the muxing arbiter and switch the SRAM ports as user ports. And it also allows the user to read and write permissions to the SRAM blocks. The INIT\_DONE output of the reference design indicates the sequence of initialization done.

The SRAM block is configured as two-port memory with a depth of 64 and width of 8. This design implements an advanced peripheral bus 3 (APB3) slave wrapper interface on port A and port B of the SRAM block, and the APB3 wrapper is connected to HPMS. The user can also implement the AHB-lite wrapper instead of APB3 wrapper on the SRAM block and connect to HPMS. However, the APB3 interface is much simpler than the AHB-lite interface, and it is easy to create the design interface in the SRAM ports. The APB3 slave wrapper interface is connected to the HPMS through the CoreAPB3, CoreAHBLITETOAPB3, and CoreAHBLite and fabric interface controller (FIC\_0) interface as shown in Figure 1-2 on page 5. FIC\_0 enables the connectivity between the fabric and HPMS, which is a part of



HPMS. It performs a bridging functionality between the HPMS and FPGA fabric. It can either be configured in the AHB-lite mode or in the APB3 mode. In this design example, the FIC\_0 is configured in the AHB-lite mode so that the other AHB-lite blocks in the fabric can be connected to the HPMS through this FIC\_0 in real application.

### Fabric Master Block

The Fabric Master block acts as an AHB-lite master logic to read data from eNVM and write to SRAM. The AHB-lite master drives the address and controls the signals onto the bus after rising the edge of HCLK. If HREADY is in the low state, the AHB-lite master does not move to the next state. If HREADY is in the high state, the AHB-lite master goes to the data phase to perform the read or write operation. During data phase, if HREADY is low (AHB-lite slave wants to extend the data phase), the AHB-lite master must hold the data throughout extended cycles. The AHB-lite master reads or writes the data only after HREADY is in the high state.





Figure 1-3 • Fabric Master State Diagram



#### SRAM to APB3 Wrapper

The SRAM to APB3 slave wrapper block allows connecting the SRAM block to the advanced microcontroller bus architecture (AMBA) APB3 bus system. Figure 1-4 shows the state diagram for APB3 bus system.



#### Figure 1-4 • APB3 State Diagram

\_

Following are the three states that explain the APB3 specifications:

- IDLE-default state for the peripheral bus.
- SETUP—when a transfer is required, the bus moves to this state where the appropriate select signal PSELx is asserted. The bus remains in this state for a complete clock cycle and always moves to the ACCESS state on the next rising edge of the clock.
  - **ACCESS**—asserts the PENABLE signal. The address, write, and select signals should be stabled during the transition from the SETUP to ACCESS state. The transition from the ACCESS state is controlled by the PREADY signal from the slave.
    - If PREADY is held low by the slave, the peripheral bus remains in the ACCESS state.
    - If PREADY is held high by the slave, no more transitions are required from the ACCESS state to the IDLE state. Alternatively, if another transition follows, and the bus moves directly to the SETUP state.

In the above design example, the wrapper logic generates the read and write operations enabled for SRAM using the PSEL, PWRITE, and PENABLE signals. The PREADY signal is used to insert wait state.



IGLOO2 FPGA SRAM Initialization from eNVM - Libero SoC v11.4

### **Status Output**

The ram\_init\_done output of the reference design indicates the sequence of initialization done. At powerup, the ram\_init\_done is asserted as low to indicate the start of initialization process. It remains low until the fabric master finishes reading the data from eNVM and writing to SRAM. The high ram\_init\_done output indicates the end of initialization process. Port A and Port B of the SRAM interface are available to the user for read and write operations.

### Interface Description for Fabric Master Design

Table 3 shows the top-level interface signal descriptions.

Table 3 • Top-Level Interf	ace Signal Desci	iptions
Signal	Direction	Description
raddr_user[4:0]	Input	User read address
rclk_user	Input	User read clock
rd_enable_user	Input	User read enable
rdata_user[7:0]	Output	User read data
waddr_user	Input	User write address
rdata_user[7:0]	Output	User read data
wclk_user	Input	User write clock
wdata_user[4:0]	Input	User write data
wr_enable_user	Input	User write enable
RESP_err[1:0]	Output	Ahb error response
ram_init_done	Output	SRAM initialization complete
DEVRST_N	Input	Active Low reset
SEL	Output	Selection for RAM muxing logic (for debug only)
INT_OUT	Output	Interrupt for APB transaction (for debug only)
ahb_busy	Output	Fabric master status

Table 3 • Top-Level Interface Signal Descriptions

# Hardware Implementation

The SRAM block is configured as two ports memory with a depth of 64 and a width of 8 in both the design examples. In addition, the design example uses a 50 Mhz RC OSC as a reference clock for the fabric phase-locked loop (PLL). The fabric PLL then generates a 100 Mhz clock that is used as the main system clock. Refer to "Appendix A - Design and Programming Files" section to download the design examples.



### Simulating Reference Design

The design file includes the test bench files to run simulation in the Libero SoC.

The simulation waveform has the following sequence:

- 1. Writing to eNVM Control Register to get access.
- 2. Checking the eNVM status register for "NVM ready/busy" bit.
- 3. Reading the eNVM data client.
- 4. Writing the data to SRAM.

Figure 1-5 shows the Simulation Waveform.

	1														In the second second	THE NUMBER OF STREET		n III
cin QY			0									<u> </u>						
	e la		<u> </u>											<u> </u>				
	2	2	-1	2 10 12	10 D	1 2	10 IL	20 12	2 2	10 12	10 D	1 2	30 22	10 10	1 2	R R	1 2 1	1
গ্রন জ	2	2	_															
- 	2	6 IX	1 int	1 1012 1			-			1 1110	ting i	1112	1110	11110 1	and a		DID I I	
	60080120	0005.11	1 1111	1 1110 1	11111 1	1100 1	1110 1	11101	11111 1	1110 1	1110 1	THE I	1/11/-1			11111	1110 1 1	11.0
ATA	0000000			0.111000								111.698	111 800			1111000		пь
2A 2	-	00000000	1:200	0 (100k)(11)	1000	100011	1200013	12000	13000	10001	1000.11	100 III		1000-1111	300 11	12000121	1001110	0000
σ	i.	×																
	•	0												$\sim$				
burry	1																	
init_done fun_current_state	0	20 W.W.W.W.W.	-		-			Commerce				100000 10			-		202001012	
UK C	0	0												•				
kre	• • • • • • • •																	5
ACCR	60000804	5403000		0000004 2000						titis bit	1000	1.124					with boots	
JADOR STUDUS	10000010 60080120	10080000	im	60 []] h60						-IIIba		111,700	11110.00	1111500	111,200		111796	1010
CTRL CTRL	60080 tik	60040120																
iour i	00010203		1 10001	1 10405 1	10001	10c041	bits I	1915	Inter A	2017	1202	198.1	18291	DOM: 1	20121	19051	369.13	cát)e
m_aph_wp_0/HESETN m_aph_wp_0/POLK	1																	
т део нар јумал. т део нар јумал.				i mn	0000	0000	000	Am.		inn.	mm	0000	0000	0000	0000	0000	0000	-
munited and a state of the stat	e.	00	10	a Ullia	III III	Hilk	11.08	THE	Ullik	HIDE	IIIa	IIIIk	IIIIs	IIIIbe	IIIan	(III) like	III	TTT.
3.844940, enclose	0					/				LUUL.							100	
m_aph_wrp_0/PHRITE	1			L mi			411	<u> </u>		_mm_	_m.	_m_	m_	_m_	_mr	_m_		
m_aph_wrp_0/PIIDATA m_aph_wrp_0/PIIDATA		00		1110H	IIIIa	- Piline	11110	-1111+		11116	111126	111120	11128	THE	IIIDe	шы	ULT De	un
REPLACE AND	0																	
m_aph_wp_0PREACY	1																	
m.gb.wp.j/wk																		
m_apo_wp_0/wax m_apo_wp_0/waddt	1 05	30		0.000	ALLEY			1111.1.1	11116	111154	11154	111.123	11112	111124	11120	11110	1112	
muse wp.thr.mate	0	~	<u>iii</u>		THE C	AUD	100	1111	110	100	- 1111	1111	1111	100	100	1111	100	111
n, atab, mentit, eru, data, m	80	00		0 11184	- Millia	1005	00000	111160	100108	111118	11112	100.24	10029	THE	111150	100a	11110	ш
					<b>VIIII KUI</b>		411		UUU UU							HEIMIN		
m_aph_wp_0/dk	1						/ _											
m_aph_wrp_0/id_enable	1					11100	TITLE	1115-5	11114	11114	TITE	TITLE	TITLE	TITLE	11174	TITLE	11116	
n adame_bit0_enable m_ada=62_env_dape_m	1 0 03 00	00		a tuw	III.		11114	10012	11116	uus	111124	11122	11105	1002	11134	1009	11126	uțu.
m, apb, unp, b) d, anable m, apb, unp, b) adde m, apb, unp, b) hen, data, out m, apb, unp, b) fun	1 0 03 00 0				uine Ime	1118	11110	11132	11116	11124	01023	11122	11126	1012	11120	11139		iin m
m, apb, unp, 0,14, anable m, apb, unp, 0,1 addr m, apb, unp, 0,1mm, data, out	1 0 03 00 0																	

Figure 1-5 • Fabric Master Design Example Waveform

5



### **Running the Design**

The following procedure describes running the fabric master design example in IGLOO2 Evaluation Kit Board:

- 1. Open the design example in Libero v11.4 or newer version. Refer to software release notes for updating the design example.
- 2. Program the IGLOO2 FPGA device in IGLOO2 Evaluation Kit with the provided STAPL file using the FlashPro4 and power cycle board. And then connect the USB to PC. Refer to "Appendix A Design and Programming Files" section.
- 3. Open SmartDebug in Libero SOC and look at the SRAM content. The SRAM content should match with a data file that is loaded in eNVM via data client, as shown in Figure 1-6.

GA Array																						
Live Prob	es	Activ	/e Pro	bes	Mei	mory E	locks												K			
RAM_wit	th_wra	apper_	_0/SR/	AM_64	4x8_0	/SRAM	_64x8	3_0/S	RAM_	64x8_	SRAM	_64x8	3_0_TF	PSRAM	1_R00	CO/INS	it, 🔹		Read E	Block	V	Vrite Bloc
Memory	Block	Data															_	n N				
0000	000	001	002	003	004	005	006	007	008	009	00A	00B	00C	00D	00E	00F						
0010	010	011	012	013	014	015	016	017	018	019	01A	01B	01C	01D	01E	01F						
0020	020	021	022	023	024	025	026	027	028	029	02A	02B	02C	02D	02E	02F						
0030	030	031	032	033	034	035	036	037	038	039	03A	03B	03C	03D	03E	03F						
0040	011	111	138	0D4	104	0CD	1E3	0B6	110	133	194	188	081	1E0	100	191						
0050	02A	030	05E	168	1A4	181	161	0E6	180	1BA	003	0A1	121	0B6	139	10F						
0060	1CC	081	050	020	083	0D5	140	030	000	143	14E	130	0BC	1B1	164	098						


Figure 1-6 • HyperTerminal Showing Design Example

Refer to SmartDebug–Hardware Design Debug Tools Tutorial for detailed information on running SmartDebug to view the SRAM content.

# **Customizing the Wrapper Interface**

This section describes how to customize SRAM initialization block. The RAM\_with\_wrapper block presented in the design example can be modified based on the user SRAM configuration. In addition, the fabric master code needs to be modified based on the user SRAM settings. Figure 1-7 shows the RAM\_with\_wrapper block.Following are the three blocks:

- SRAM64x8\_0: Two-port SRAM block with depth 64 and width 8
- mem\_apb\_wrp\_0: Creates APB3 wrapper on SRAM port
- mux\_blk\_0: Creates the muxing arbiter



#### Figure 1-7 • RAM\_with\_wrapper Block

Depending on the user SRAM block configuration, the SRAM64x8\_0 setting needs to be updated. In addition, the DATA\_WIDTH and ADDR\_WIDTH parameter in mem\_apb\_wrp, and mux\_blk file should be modified according to the user's design requirement and the blocks should be re-connected, if needed.

Note: The wrapper interface that is used in the design example supports up to 8-bit DATA\_WIDTH.

### Conclusion

IGLOO2 FPGA devices have embedded SRAM blocks, which allow the user to store and read the data effectively. The design example shows how the SRAM blocks in IGLOO2 FPGA fabric can be initialized after power-up. It uses an eNVM to initialize the SRAM after power-up. The eNVM can also be updated using programming, flash loader, or by writing to eNVM, if needed. This application note presents an interface that can be instantiated into the user's design, performing the initialization at power-up. The reference design utilizes a very small portion of the FPGA logic for implementation, and does not affect the performance of the main design. The design example initializes a 64x8 SRAM block, but the SRAM block can be easily modified to support memory organizations of different width and depth.



IGLOO2 FPGA SRAM Initialization from eNVM - Libero SoC v11.4

# **Appendix A - Design and Programming Files**

You can download the design files from Microsemi SoC Products Group website:

http://soc.microsemi.com/download/rsc/?f=M2GL\_AC421\_11p4\_DF

The design file consists of both VHDL and Verilog version of Libero project and programming files (\*.stp) for IGLOO2 Evaluation Kit Board. Refer to readme.txt file included in the design file for the directory structure and description.



# **List of Changes**

3

Date	Changes	Page							
Revision 4 (December, 2014)	Removed all instances of and references to M2GL100 device from Table 2 (SAR 62858).	2							
Revision 3 (August, 2014)	Updated the design files link under "Appendix A - Design and Programming Files" section.								
Revision 2	Added "Purpose" section.	1							
(July, 2014)	Placed "References" section after Introduction section.								
	Updated "Design Requirements" section for Libero v11.4.	2							
	Updated the ram_init_done row in Table 3.	8							
	Updated the "Appendix A - Design and Programming Files" section for VHDL and Verilog version.								
Revision 1 (April, 2014)	First Release.	NA							

The following table lists the critical changes that are made in the current version:



Microsemi Corporate Headquarters One Enterprise, Aliso Viejo CA 92656 USA Within the USA: +1 (800) 713-4113 Outside the USA: +1 (949) 380-6100 Sales: +1 (949) 380-6136 Fax: +1 (949) 215-4996 E-mail: sales.support@microsemi.com Microsemi Corporation (Nasdaq: MSCC) offers a comprehensive portfolio of semiconductor and system solutions for communications, defense and security, aerospace, and industrial markets. Products include high-performance and radiation-hardened analog mixed-signal integrated circuits, FPGAs, SoCs, and ASICs; power management products; timing and synchronization devices and precise time solutions, setting the world's standard for time; voice processing devices; RF solutions; discrete components; security technologies and scalable anti-tamper products; Power-over-Ethernet ICs and midspans; as well as custom design capabilities and services. Microsemi is headquartered in Aliso Viejo, Calif. and has approximately 3,400 employees globally. Learn more at **www.microsemi.com**.

© 2014 Microsemi Corporation. All rights reserved. Microsemi and the Microsemi logo are trademarks of Microsemi Corporation. All other trademarks and service marks are the property of their respective owners.