August 2014

Demo Guide



🏷 Microsemi.

SmartFusion2 SoC FPGA PCIe Control Plane Demo For Advanced Development Kit and Evaluation Kit - Libero SoC

Revision History

Date	Revision	Change
27 th August, 2014	1	First Release

Confidentiality Status

This is a non-confidential document.



Table of Contents

Preface	4
About this document	
Intended Audience	4
References	4
SmartFusion2 SoC FPGA-PCIe Control Plane Demo For Advanced Development Kit and Evaluation Kit	5
Introduction	
Design Requirements	
Demo Design	
Demo Design Features	
Demo Design Description	
Setting up the Demo Design	
Programming the SmartFusion2 Advanced Kit Board	
Programming the SmartFusion2 Evaluation Kit Board	
Connecting the Advanced Development Kit Board to the Host PC	
Connecting the SmartFusion2 Evaluation Kit Board to the Host PC	
Running the Demo Design on Windows	
Running the Demo Design on Linux	34
Conclusion	
Appendix 1: SmartFusion2 Advanced Development Kit Board	
Appendix 2: SmartFusion2 Evaluation Kit Board	16
Product Support	
Customer Service	
Customer Technical Support Center	17
Technical Support	
Website	
Contacting the Customer Technical Support Center	
Email	
My Cases	
ITAR Technical Support	
G	



Preface

About this document

This demo is for SmartFusion[®]2 system-on-chip (SoC) field programmable gate array (FPGA) devices. It provides instructions on how to use the corresponding reference design.

Intended Audience

SmartFusion2 devices are used by:

- FPGA designers
- System-level designers

References

Microsemi[®] Publications

The following references are used in this document:

- SmartFusion2 Microcontroller Subsystem User Guide
- SmartFusion2 SoC FPGA High Speed Serial Interfaces User Guide

Refer to the following web page for a complete and up-to-date listing of SmartFusion2 device documentation: www.microsemi.com/soc/products/smartfusion2/docs.aspx.



Introduction

The SmartFusion2 system-on-chip (SoC) field programmable gate array (FPGA) devices integrate a fourth generation flash-based FPGA fabric and an ARM[®] Cortex[™]-M3 processor, along with high performance communication interfaces on a single chip. The SmartFusion2 high speed serial interface (SERDESIF) provides a fully hardened PCle endpoint (EP) implementation and is compliant with PCle Base Specification Revision 2.0 and 1.1. For more details, refer to the *SmartFusion2 SoC FPGA High Speed Serial Interfaces User's Guide*.

The demo explains the SmartFusion2 embedded PCI Express feature and how this can be used as a low bandwidth control plane interface using the

- SmartFusion2 Advanced Development Kit Board, and
- SmartFusion2 Evaluation Kit Board.

The demo provides a simple design to access the SmartFusion2 PCIe EP from a Host PC. A GUI is provided for read and write access to the SmartFusion2 PCIe configuration space and memory space of BAR0 and BAR1. It also provides the Host PC device drivers for the SmartFusion2 PCIe EP. It can run on both Windows and Red Hat Linux operating system (OS).

Figure 1 shows the top-level block diagram for the PCIe control plane demo. The demo design uses a SmartFusion2 PCIe interface with a maximum link width of x4 to interface with a Host PC PCIe Gen 2 slot. If the Host PC does not support Gen 2 slot, the design automatically changes to Gen 1 slot. The SmartFusion2 microcontroller subsystem (MSS) GPIOs control the LEDs and switches on the SmartFusion2 Advanced Development Kit Board and SmartFusion2 eSRAM through GUI. The Host PC can also be interrupted by using the push button on the SmartFusion2 Advanced Development Kit Board and SmartFusion2 Advanced Development Kit Board and SmartFusion2 Advanced Development Kit Board and SmartFusion2 eSRAM through GUI. The Host PC can also be interrupted by using the push button on the SmartFusion2 Advanced Development Kit Board and SmartFusion2 Evaluation Kit Board and SmartFusion2 Advanced Development Kit Board and SmartFusion2 Evaluation Kit Board.




Figure 1 • PCle Control Plane Demo Top-Level Block Diagram

🏷 Microsemi.

SmartFusion2 SoC FPGA - PCIe Control Plane Demo For Advanced Development Kit and Evaluation Kit

Design Requirements

Table 1 and Table 2 list the SmartFusion2 Advanced Development Kit Board and SmartFusion2 Evaluation Kit Board design requirements details.

Table 1 • SmartFusion2 Advanced Development Kit Board Design Requirements

Design Requirements	Version
Hardware	
 SmartFusion2 Advanced Development Kit Board 12 V adapter FlashPro5 USB A to Mini-B cable 	Rev A or later
Host PC with an available PCIe 2.0 Gen 1 or Gen 2 compliant slot	64-bit Windows 7 OS or 64-bit Red Hat Linux OS (Kernel Version: 2.6.18-308)
Software	
Libero [®] System-on-Chip (SoC) for viewing the design files FlashPro Programming Software 	v11.4
Host PC Drivers (provided along with the design files)	-
GUI executable (provided along with the design files)	

Table 2 • SmartFusion2 Evaluation Kit Board Design Requirements

Design Requirements	Version
Hardware	·
SmartFusion2 Evaluation Kit Board • 12 V adapter • FlashPro4 programmer • USB A to Mini-B cable	Rev C or later
Host PC or Laptop with an available PCIe 2.0 Gen 1 or Gen 2 compliant slot	64-bit Windows 7 OS or 64-bit Red Hat Linux OS (Kernel Version: 2.6.18-308)
Express Card slot and PCIe Express card adapter (for Laptop only)	-
Software	
Libero System-on-Chip (SoC) for viewing the design files FlashPro Programming Software 	v11.4
Host PC Drivers (provided along with the design files)	-
GUI executable (provided along with the design files)	-



Demo Design

Introduction

The design files for this demo can be downloaded from the Microsemi website: http://soc.microsemi.com/download/rsc/?f=sf2_pcie_control_plane_demo_advanced_and_evaluation_kit_liberov11p4 _dg_df

Design files include:

- 1. LiberoProject
- 2. ProgrammingFile
- 3. Linux_64bit
- 4. Windows_64bit
- 5. Source Files
- 6. Readme.txt

Figure 2 shows the top-level structure of the design files. For further details, refer to the readme.txt file.



Figure 2 • Demo Design Files Top-Level Structure



Demo Design Features

The demo design performs the tasks listed below:

- Displays PCIe link enable/disable, negotiated link width, and the link speed.
- Controls the status of LEDs on the SmartFusion2 Advanced Development Kit Board or SmartFusion2
 Evaluation Kit Board
- Displays the position of DIP switches on SmartFusion2 Advanced Development Kit Board or SmartFusion2
 Evaluation Kit Board
- Enables read and write to LSRAM
- Accepts and displays interrupts from the push button on the SmartFusion2 Advanced Development Kit Board or SmartFusion2 Evaluation Kit Board
- Displays the SmartFusion2 PCIe Configuration space

Demo Design Description

The demo design helps to access the SmartFusion2 PCIe EP from the Host PC. Figure 3 shows a detailed block diagram of the design implementation.




Figure 3 • PCIe Control Plane Demo Block Diagram

This demo design implements the SmartFusion2 embedded PCI Express interface as a low bandwidth control plane interface. This design provides Host PC drivers and a Host PC interface over PCIe to control the SmartFusion2 device. Figure 3 on page 8 shows a detailed block diagram of the design implementation. The PCIe EP device receives commands from the Host PC through GUI and does corresponding memory writes to the SmartFusion2 MSS address space. The MSS address space provides a GPIO block and eSRAM memory block, which is accessed through a Fabric Interface Controller (FIC_0).

8



The SERDES_IF_0 is configured for a PCIe 2.0, x4 link width with GEN2 speed for SmartFusion2 Advanced Development Kit Board and x1 link width with Gen 2 speed SmartFusion2 Evaluation Kit Board. The PCIe interface to the fabric uses an AMBA High-speed Bus (AHB). The AHB master interface of SERDESIF is enabled and connected to the AHB slave interface of FIC_0 to access the MSS peripherals. The SmartFusion2 PCIe BAR0 and BAR1 are configured in 32-bit memory mapped memory mode.

The AXI master windows of the SERDESIF PCIe provide address translation for accessing one address space from another address space as the PCIe address is different from SmartFusion2 AHB bus matrix address space. The AXI master window 0 is enabled and configured to translate the BAR0 memory address space to the MSS GPIO address space to control the MSS GPIOs. The AXI master window 1 is enabled and configured to translate the BAR1 memory address space to the eSRAM address space to perform read and writes from PCIe.

MSS GPIO block is enabled and configured as below:

- GPIO_0 to GPIO_7 as outputs and connected to LEDs
- GPIO_8 to GPIO_11 as inputs and connected to DIP switches

The PCIe interrupt line is connected to the SW1 push button on the SmartFusion2 Advanced Development Kit / SW4 push button on the SmartFusion2 Evaluation Kit. The FPGA clocks are configured to run the FPGA fabric and MSS at 100 MHz.

Simulating the Design

The design supports the BFM_PCIe simulation level to communicate with the High Speed Serial Interface block through the master AXI bus interface. Though, the serial communication does not actually go through the High Speed Serial Interface block, this scenario allows validating the fabric interface connections. The *SERDESIF_0_user.bfm* file under the *<LiberoProject>/simulation* folder contains the BFM commands to verify the read or write access to MSS GPIOs and eSRAM.

BFM commands added in the serDesif_0_user.bfm file do the following:

- Write to GPIO_OUT[7:0]
- Write to LSRAM
- Read-check from LSRAM



To run the simulation, double-click **Simulate** under **Verify Pre-Synthesized Design** in the **Design Flow** window of Libero project. ModelSim runs the design for about 250us. The ModelSim **Transcript** window displays the BFM commands and the BFM simulation completed with no errors, as shown in Figure 4.



Figure 4 • SERDES BFM Simulation





Figure 5 shows the Wave window with GPIO_OUT signals.




Figure 5 • Simulation Result with GPIO_OUT Signals

Setting up the Demo Design

Follow the steps to setup the demo for SmartFusion2 Advanced Development Kit Board:

1. Connect the Host PC to the J33 Connector using the USB A to mini-B cable. The USB to UART bridge drivers are automatically detected. Verify if the detection is made in the device manager as shown in Figure 6.




Figure 6 • Device Manager

2. Connect the jumpers on the SmartFusion2 Advanced Development Kit Board as shown in Table 3.



CAUTION: While making the jumper connections, the power supply switch **SW7** on the board should be in OFF position.

Jumper	Pin (from)	Pin (to)	Comments
J116,J353,J354,J54	1	2	These are the default jumper settings of the Advanced Dev
J123	2 3		Kit Board. Make sure these jumpers are set accordingly.
J124,J121,J32	1	2	JTAG programming via FTDI

Table 3 • SmartFusion2 FPGA Advanced Kit Jumper Settings

3. Connect the power supply to the J42 Connector on the SmartFusion2 Advanced Development Kit Board. Follow the steps to setup the demo for SmartFusion2 Evaluation Kit Board:

- 1. Connect the FlashPro4 programmer to the J5 connector of the SmartFusion2 Evaluation Kit Board.
- Connect the jumpers on the SmartFusion2 Evaluation Kit Board as shown in Table 4.
 CAUTION: While making the jumper connections, the power supply switch SW7 on the board should be in OFF position.

Table 4 • SmartFusion2 FPGA Evaluation Kit Jumper Settings

Jumper	Pin (from)	Pin (to)	Comments						
J22,J23,J24,J8,J3	1	2	These are the default jumper settings of the SmartFusion2 Evaluation Kit Board. Make sure these jumpers are set accordingly.						

3. Connect the power supply to the J6 connector on the SmartFusion2 Evaluation Kit Board.

Board Setup

Snapshots of the SmartFusion2 Advanced Development Kit Board with the complete set up is given in the "Appendix 1: SmartFusion2 Advanced Development Kit Board" on page 45.

Snapshots of the SmartFusion2 Evaluation Kit Board with the complete set up is given in the "Appendix 2: SmartFusion2 Evaluation Kit Board" on page 46.

Programming the SmartFusion2 Advanced Kit Board

- Download the demo design from: http://soc.microsemi.com/download/rsc/?f=sf2_pcie_control_plane_demo_advanced_and_evaluation_kit_liber ov11p4_dg_df
- 2. Switch ON the SW7 power supply switch.
- 3. Launch the **FlashPro** software.
- 4. Click New Project.



5. In the **New Project** window, type the **Project Name** as PCIe_Control_Plane.

T FlashPro	- • ×
File Edit View Tools Programmers Configuration Customize Help	
New Project Configure Device Open Project View Programmers	
New Project Project Name: PCIe_Control_Plane Project Location: C: Users \pswapna.onteddhu/Desktx Browse Programming mode © Single device © Chain Help OK Cancel	
	project loaded
ito	p. sjeer ooded

Figure 7 • FlashPro New Project

- 6. Click Browse and navigate to the location where you want to save the project.
- 7. Click Single device as the Programming mode.





8. Click OK to save the project.

🕫 FlashPro - [pcie_iap] *	
<u>File Edit View Tools Programmers Configuration Customize H</u> elp	
D 😅 🖬 💡 💽 📾 📾 🕎 📰 🗐 🏘 🦔 🦛 🌼 🦚	X
New Project Image: Configure D Open Project Image: Configure D View Program	
x Programmer Name	Programmer Port Programmer Programmer Enabled
1 00XUZ7EQ	RashPro5 usb00XUZ7EQ (US
	n for Programmers
<pre>X Embedded FlashPro5 programmer detected. programmer '00XU27EQ' : FlashPro5 Rescanning for Programmers DONE.</pre>	
Ready	no programming file loaded SINGLE

Figure 8 • FlashPro5 Programmer Type

- 9. Click **Configure Device** on the FlashPro GUI.
- 10. Click Browse and navigate to the location where the PCIe_Demo_top.stp file is located and select the file. The location for SmartFusion2 Advanced Development Kit Board is:

<download_folder>\\M2S150_M2S25_PCIe_Control_Plane_DF\programmingFile\SF2_Advanced_Dev_Kit.





11. Click **Open**. The required programming file is selected and is ready to be programmed in the device.

FP -	lashPro) - [Pi	Te Co	ntrol_PI	anel *							-	-	0			-				-		-				X
_					rogramr	ners	Confid	uratio	on C	ustomi	ze H	elp	_	_	-			_		•		-	-			_	
4.1	<u>_</u>				1 🔒				- 25			 ***	þ 🖈))												
				·			ew Proje Den Proje		* <u>`</u>		→			figure De				[PRO	IGRAM	1 6]				
x	Progran PCI	-	file no_top	.stp								wse															
Single Device Configuration Window	STAPI IDCOL IDMAS DESIG CHECK SECUP ALG_V SILSI MAX F	E K SUM ITY ERSI		01 01 01 01 01 01 01 01	ESD71 F8031C FFFFFF CIe_De 7A5 isable 000000 000000	F mo_t 0	qo							Action	ROGRA		O Basic	• 4	dvanced								
Single Device Co	•		aramet							Inspect	Device	•															
×	Cr ST DE	eat APL SIG	ed ne file N : F	w pro 'D:\ ?CIe_I	M2GL	'C: PCI op;	\User E_Con CHE	s\sw trol	Pla	ne_DS	N_DF	\Pro	ogra		Fil		Plane\F Demo_t							ucce	ssful	11y.	
Read		<u>n</u>	2			,						_			D:\	M2GL PCI	E_Contro	l Pla	ne DSN I	DF\Pr	ogram	nmina F	File\PC	Ie Der	no top	.stp SI	NGLE
	,	-	-											-							- 9.011						

Figure 9 • FlashPro Project Configured

12. Click **PROGRAM** to start programming the device. Wait until a message is displayed indicating that the **PROGRAM PASSED**.

Programming the SmartFusion2 Evaluation Kit Board

- Download the demo design from: http://soc.microsemi.com/download/rsc/?f=sf2_pcie_control_plane_demo_advanced_and_evaluation_kit_liber ov11p4_dg_df
- 2. Switch **ON** the **SW7** power supply switch.
- 3. Launch the **FlashPro** software.
- 4. Click New Project.



5. In the **New Project** window, type the **Project Name** as PCIe_Control_Plane.

F FlashPro	
File Edit View Tools Programmers Configuration Customize Help D Image: Image	
New Project	FUR D
Open Project	
Project Name: PCIe_Control_Plane Project Location:	
C: Users \swapna.onteddhu\Desktr Browse	ni.
Help OK Cancel	
<u>▲ ▶ All </u> <u>All</u> <u>A Errors</u> <u>A Warnings</u> <u>A</u> Info Ready	No project loaded

Figure 10 • FlashPro New Project

- 6. Click Browse and navigate to the location where you want to save the project.
- 7. Click Single device as the Programming mode.
- 8. Click OK.
- 9. Click Configure Device on the FlashPro GUI.
- 10. Click Browse and navigate to the location where the PCIe_Demo_top.stp file is located and select the file. The location for SmartFusion2 Evaluation Kit Board is:

<download_folder>\M2S150_M2S25_PCIe_Control_Plane_DF\ProgrammingFile\SF2_Evaluation_Kit.



11. Click **Open**. The required programming file is selected and is ready to be programmed in the device.

P FlashPro - [PCIe_Control_Plane] *	
<u>File Edit View Tools Programmers Configuration Customize Help</u>	
D 🚅 🖶 🤶 🗑 🎭 🗟 🎬 📰 📰 📰 🕷 🚿 🦚 🆚	o 🙊 📫 🏟 📾
	Configure Device
Programming file PCIe_Demo_top.stp Modify	
STAPL_VERSION JESD71 IDCODE 0F8031CF IDCASK 0FFFFFFF DESIGN PCIe_Demo_top CHECKSUM D7A5 SCUNITY Disable ALG_VERSION 2 SILSIG 00000000 WAX_FREQ 10000000 CHECKSUM D7A5 SILSIG 00000000 CHECKSUM D7A5 SILSIG 0000000 SILSIG 0000000 SILSIG 0000000 SILSIG 0000000 SILSIG 00000000 SILSIG 0000000 SILSIG 00000000 SILSIG 00000000 SILSIG 0000000 SILSIG 0000000 SILSIG 0000000 SILSIG 0000000 SILSIG 0000000 SILSIG 00000000 SILSIG 0000000 SILSIG 00000000 SILSIG 0000000 SILSIG 00000000 SILSIG 00000000 SILSIG 00000000 SILSIG 00000000 SILSIG 00000000 SILSIG 00000000 SILSIG 00000000 SILSIG 00000000 SILSIG 00000000 SILSIG 0000000 SILSIG 000000 SILSIG 000000 SILSIG 0000000 SILSIG 0000000 SILSIG 0000000 SILSIG 000000 SILSIG 0000000 SILSIG 000000 SILSIG 0000000 SILSIG 0000000 SILSIG 0000000 SILSIG 0000000 SILSIG 0000000 SILSIG 0000000 SILSIG 0000000 SILSIG 0000000 SILSIG 00000000 SILSIG 0000000000000 SILSIG 000000000000000000000000000000000000	Mode: Basic Advanced Action PROGRAM Procedures
Bit Chain Parameter Inspect Device XI programmer '75662': FlashPro4 Created new project 'C:\Users\swapna.onteddhu\Des} STAPL file 'D:\M2GL_PCIE_Control_Plane_DSN_DF\Proc DESIGN : PCIe_Demo_top; CHECKSUM : D7A5; ALG_VEF	gramming File\PCIe_Demo_top.stp' has been loaded successfully.
▲ All & Errors & Warnings & Info /	
Ready	D:\M2GL_PCIE_Control_Plane_DSN_DF\Programming File\PCIe_Demo_top.stp SINGLE

Figure 11 • FlashPro Project Configured



12. Click **PROGRAM** to start programming the device. Wait until a message is displayed indicating that the **PROGRAM PASSED**.




Figure 12 • FlashPro Program Passed

Connecting the Advanced Development Kit Board to the Host PC

- After successful programming, power OFF the SmartFusion2 Advanced Kit Board and shut down the Host PC. This demo is designed to run in any PCIe Gen 2 compliant slot. If the Host PC does not support Gen 2 compliant slot, the demo switches to Gen 1 slot.
- 2. Connect the CON1 PCIe Edge Card Ribbon cable to Host PC PCIe Gen 2 slot or Gen 1 slot as applicable. CAUTION: Host PC needs to be powered OFF while inserting the PCIe Edge connector. If it is not, the PCIe device detection and selection of Gen 1 or Gen 2 slot may not occur properly. This is very dependent on the Host PC PCIe configuration. It is recommended that the Host PC is powered OFF before inserting the PCIe card.



3. Figure 13 shows the board setup for the Host PC in which SmartFusion2 Advanced Kit Board is connected to the Host PC PCIe slot.




Figure 13 • SmartFusion2 Advanced Development Kit Setup for Host PC



Connecting the SmartFusion2 Evaluation Kit Board to the Host PC

- 1. After successful programming, power OFF the SmartFusion2 Evaluation Kit Board and shut down the Host PC.
- 2. Follow the steps to connect the CON1-PCIe Edge Connector either to Host PC or laptop:
 - a. Connect the **CON1-PCIe Edge Connector** to Host PC PCIe Gen 2 slot or Gen 1 slot as applicable. If the Host PC does not support the Gen 2 compliant slot, the design switches to the Gen 1 slot.
 - b. Connect the **CON1-PCIe Edge Connector** to the laptop PCIe slot using the express card adapter. If you are using a laptop, the express card adapters typically support only Gen 1 and the design works on Gen 1 slot.

CAUTION: Host PC or laptop should be powered OFF while inserting the PCIe Edge Connector. If the system is not powered OFF, the PCIe device detection and selection of Gen 1 or Gen 2 do not occur properly. It is recommended that the Host PC or laptop should be powered OFF during the PCIe card insertion.



Figure 14 • SmartFusion2 Evaluation Kit Setup for Host PC

Running the Demo Design

This demo can run on both Windows and RedHat Linux OS.

- To run the demo on Windows OS GUI, Jungo drivers are provided. Refer to "Running the Demo Design on Windows" on page 21.
- To run the demo on Linux OS, native RedHat Linux drivers and command line scripts are provided. Refer to "Running the Demo Design on Linux" on page 34



Running the Demo Design on Windows

- 1. Switch **ON** the **SW7** power supply switch.
- Power on the Host PC and open the Host PC Device Manager for PCIe device, as shown in Figure 15. If the PCIe device is not detected, power cycle the SmartFusion2 Advanced Development Kit Board or SmartFusion2 Evaluation Kit Board. Right-click PCIe Device > Scan for hardware changes in Device Manager.




Figure 15 • Device Manager

Note: If the device is still not detected, check whether or not the BIOS version in Host PC is the latest, and if PCIe is enabled in the Host PC BIOS.

If the Host PC has any other installed drivers (previous versions of Jungo drivers) for the SmartFusion2 PCIe device, uninstall them.



Follow the steps to uninstall previous versions of Jungo drivers:

a. Navigate to device manager and right-click **DEVICE** and select **Uninstall** as shown in Figure 16. The **Confirm Device Uninstall** dialog box is displayed.




Figure 16 • Device Uninstall

- b. Select the Delete the driver software for this device check box as shown in Figure 17.
- c. Click **OK**.

Confirm Device Uninstall	
DEVICE	
Warning: You are about to uninstall this device from your system.	
waining. Too are about to similar this device non-your system.	
Delete the driver software for this device.	
OK Cancel	

Figure 17 • Confirm Device Uninstall

After uninstalling previous Jungo drivers, make sure that the PCIe device is detected in the **Device Manager** window as shown in Figure 15.

Drivers Installation

The PCIe Demo uses a driver framework provided by Jungo WinDriverPro. To install the PCIe drivers on Host PC for SmartFusion2 Advanced Development Kit Board and SmartFusion2 Evaluation Kit Board, use the following steps:

- 1. Extract the PCIe_Demo.rar to C:\ drive. The PCIe_Demo.rar is located in the provided design files:
 - M2S150_M2S25_PCIe_Control_Plane_DF\Windows_64bit\Drivers\PCIe_Demo.rar

Note: Installing these drivers requires the Host PC administration rights.

2. Run the batch file C:\PCle_Demo\DriverInstall\Jungo_KP_install.bat.



3. Click **Install** if the window is displayed as shown in Figure 18.





Figure 18 • Jungo Driver Installation

- Note: If the installation is not in progress, right-click on the command prompt and select Run as administrator. Run the batch file C:\PCIe_Demo\DriverInstall\Jungo_KP_install.bat from command prompt.
 - 4. Click Install this driver software anyway if the window appears as shown in Figure 19.





PCIe Demo GUI Installation

The SmartFusion2 PCIe demo GUI is a simple GUI that runs on the Host PC to communicate with the SmartFusion2 PCIe EP device. The GUI provides the PCIe link status, driver information, and demo controls. The GUI invokes the PCIe driver installed on the Host PC and provides commands to the driver according to the user selection.



Use the following steps to install the GUI:


1. Extract the **PCIe_Demo_GUI_Installer.rar** from the provided design files: M2S150_M2S25_PCIe_Control_Plane_DF\Windows_64bit\GUI.

2. Double-click the **setup.exe** in the provided GUI installation (*PCIe_Demo_GUI_Installer\setup.exe*). Apply default options as shown in Figure 20.

Destination Directory Select the primary installation directory.	
All software will be installed in the following different locations, click the Browse button	
Directory for PCIe Demo	
C:\Program Files\PCIe Demo\	Browse
Directory for National Instruments produc C:\Program Files\National Instruments\	ets Browse
	<< <u>B</u> ack Next>> <u>C</u> ar
JI Installation	



3. Click Next and Finish to complete the installation. Figure 21 shows the Successful GUI Installation window.





Running the PCIe GUI

- 1. Check the Host PC Device Manager for the drivers. If the device is not detected, power cycle the SmartFusion2 Advanced Development Kit Board or SmartFusion2 Evaluation Kit Board.
- 2. Right-click **DEVICE > Scan for hardware changes** in Device Manager. Make sure that the board is switched ON.

4	Device Manager		
<u> </u>	e <u>A</u> ction <u>V</u> iew <u>H</u> elp		
	🔿 🖬 📝 🖬 👧		
4	 w7-donthus Computer Disk drives Display adapters DVD/CD-ROM drives Human Interface Devices 		
	 IDE ATA/ATAPI controller Jungo DEVICE WinDriver Keyboards 	0	
	 	evices	
	Processors Sound, video and game co All System devices Universal Serial Bus control		

Figure 22 • Device Manager - PCIe Device Detection

Note: If a warning symbol is displayed on the **DEVICE** or **WinDriver** icon in the **Device Manager**, uninstall them and start from step1 of "Drivers Installation" on page 34.



3. Invoke the GUI from ALL Programs > PCleDemo > PCle Demo GUI. Figure 23 shows the PCle Demo GUI window.




Figure 23 • PCIe Demo GUI

4. Click **Connect** icon at the top-right corner of the GUI. The Link Width, Gen, Rate, and Type of Kit are displayed on the GUI as shown in Figure 24 for SmartFusion2 Advanced Development Kit Board, but for SmartFusion2 Evaluation Kit Board, the GUI is similar to Figure 25.





Note: The Evaluation Kit provides x1 PCIe lane width and the Advanced Development Kit provides x4 PCIe lane width for configuration.



Figure 24 • Version Information

Note: If the Host PC does not support Gen 2 slot, the design automatically changes to Gen 1 slot.

😳 Microsemi.

SmartFusion2 SoC FPGA PCIe Control Plane Demo For Advanced Development Kit and Evaluation Kit - Libero SoC v11.4




Figure 25 • Version Information

Note: The GUI screen shots are shown in this document for Advanced Development Kit, but the Evaluation Kit GUI options are also similar to Advanced Development Kit.





5. Click **Demo Controls**. Figure 26 shows the LED options and DIP switch status.

💟 Microsemi.		PCIe Demo	
ue, Jul 29, 2014 1:49:24 PM		Link Width: 4	4x Gen 2 Rate 5G Board SF2 Adv Dev Kit
PCIe Link Info Demo Controls	LED :		Interrupt Counter* ON ON ON ON
Config Space PCIe R/W	LED : LED :	4	Enable Interrupt Session OFF OFF OFF OFF Switch Module
	LED	6	Start LED ON/OFF Walk
		*NOTE: PRESS AP	Stop LED ON/OFF Walk
PC	le Link		SMARTFUSION [®] 2

Figure 26 • Demo Controls

- 6. Click LEDs on GUI to **ON/OFF** the LEDs on the SmartFusion2 Advanced Development Kit Board or SmartFusion2 Evaluation Kit Board.
- 7. Click **Start LED ON/OFF Walk** to blink the LEDs on SmartFusion2 Advanced Development Kit Board or SmartFusion2 Evaluation Kit Board.
- 8. Click Stop LED ON/OFF Walk to stop the LEDs blinking.
- Change the DIP switch positions (1 to 4) on the SmartFusion2 Advanced Development Kit Board (SW5) or SmartFusion2 Evaluation Kit Board (SW5) and observe the similar position of switches in GUI SWITCH MODULE.
- 10. Click Enable Interrupt Session to enable the PCIe interrupt.



11. Press the push button **SW1** on the SmartFusion2 Advanced Development Kit Board or **SW4** SmartFusion2 Evaluation Kit Board and observe the interrupt count in the **Interrupt Counter** field, as shown in Figure 27.




Figure 27 • Interrupt Counter

12. Click Clear/Disable Interrupts to clear and disable the PCIe interrupts.



13. Click **Config Space** to read details about the PCIe configuration space. Figure 28 shows the PCIe configuration space.




Figure 28 • Configuration Space

- 14. Click PCIe R/W to perform read and writes to LSRAM memory through BAR1 space. Figure 29 shows the PCIe R/W window.
- 15. Enter Address between 0x0000 to 0xFFFC range.



16. Enter **Data**. The data field accepts a 32-bit hexadecimal value.

CIE Demo Ver 12.3	
🛇 Microsemi.	PCIe Demo
Tue, Jul 29, 2014 1:51:12 PM	Link Width: 4x Gen 2 Rate 5G Board SF2 Adv Dev Kit
PCIe Link Info Demo Controls	BAR 1 Memory Range
Config Space	Address 0
	Data FOFOFOFO
PCIe R/W	Read Write
PCIe Link	

Figure 29 • Perform Read and Write to LSRAM Using PCIe

17. Click Exit to quit the demo.

S



Running the Demo Design on Linux

- 1. Switch **ON** the power supply switch **SW7** on the SmartFusion2 Advanced Development Kit Board or SmartFusion2 Evaluation Kit Board.
- 2. Switch ON the Red Hat Linux Host PC.
- 3. Red Hat Linux Kernel detects the SmartFusion2 PCIe end point as Actel Device.
- 4. On Linux Command Prompt Use lspci command to display the PCIe info.
 - # lspci

File Edit Misson Tempinel Teles Hele	
<u>F</u> ile <u>E</u> dit <u>V</u> iew <u>T</u> erminal Ta <u>b</u> s <u>H</u> elp	
root@localhost ~]# lspci 0:00.0 Host bridge: Intel Corporation 4 Series Chipset DR 0:01.0 PCI bridge: Intel Corporation 4 Series Chipset PCI 0:02.0 VGA compatible controller: Intel Corporation 4 Series Chi 0:02.1 Display controller: Intel Corporation N10/ICH 7 Family PG 0:1b.0 Audio device: Intel Corporation N10/ICH 7 Family PG 0:1d.0 USB controller: Intel Corporation N10/ICH 7 Family 0:1d.1 USB controller: Intel Corporation N10/ICH 7 Family 0:1d.1 USB controller: Intel Corporation N10/ICH 7 Family 0:1d.2 USB controller: Intel Corporation N10/ICH 7 Family 0:1d.3 USB controller: Intel Corporation N10/ICH 7 Family 0:1f.3 SMBus: Intel Corporation N10/ICH 7 Family SMBus Co 1:00.0 Non-VGA unclassified device: Actel Device 11aa 2:00.0 Ethernet controller: Broadcom Corporation NetLink root@localhost ~]#	Express Root Port (rev 03) ies Chipset Integrated Graphics Controller (rev 03) pset Integrated Graphics Controller (rev 03) igh Definition Audio Controller (rev 01) Express Port 1 (rev 01) USB UHCI Controller #1 (rev 01) USB UHCI Controller #2 (rev 01) USB UHCI Controller #3 (rev 01) USB UHCI Controller #4 (rev 01) USB UHCI Controller (rev 01) V e1) ily) LPC Interface Bridge (rev 01) ly) IDE Controller (rev 01) ATA Controller (IDE mode] (rev 01) ntroller (rev 01)

Figure 30 • PCIe Device Detection

Drivers Installation

Enter the following commands in the Linux command prompt to install the PCIe drivers:

- 1. Create the **sf2** directory under the **home**/ directory using the following command:
 - # mkdir /home/sf2
- 2. Copy the M2S150_M2S25_PCIe_Control_Plane_DF/ design files folder under /home/sf2 directory, which contains the Linux PCIe device driver files and Linux PCIe application utility files.
- 3. Copy the Linux PCIe Device Driver file (PCIe_Driver.zip) from M2S150_M2S25_PCIe_Control_Plane_DF/ design files folder.

cp -rf /home/sf2/M2S150_M2S25_PCIe_Control_Plane_DF/Linux_64bit/Drivers/PCIe_Driver.rar /home/sf2 # unzip_PCIe_Driver.rar

- /home/sf2 directory must contain the PCIe_Driver/ inc/ folders.
- 4. Execute ${\tt ls}$ command to display the contents of /home/sf2 directory.

ls

5. Change to *inc/* directory by using the following command:

#cd /home/sf2/inc



6. Edit the board.h file for SmartFusion2 Advanced Development Kit Board and SmartFusion2 Evaluation Kit Board as shown in Figure 31.

```
#define SF2 ADV KIT
       #undef IGL2
       #undef SF2 DEV KIT
       #undef SF2 EVAL KIT
       SmartFusion2 Evaluation Kit:
       #vi board.h
       #define SF2 EVAL KIT
       #undef SF2 ADV KIT
       #undef IGL2
       #undef SF2 DEV KIT
   7. Enter [:wq] command to save the selected file.
   8. Enter the following command to change the directory:
       #cd /home/sf2/PCIe Driver
   9. Enter the make command on Linux Command Prompt to compile the Linux PCIe device driver code.
       #make clean [To clean any *.o, *.ko files]
       #make
       The kernel module, pci_chr_drv_ctrlpln.ko, is created in the same directory.
   10. Enter insmod command to insert the Linux PCIe device driver as a module.
       #insmod pci chr drv ctrlpln.ko
Note: Root privileges are required to execute this command.
    Applications Places System 🥪 🎕 🖏 🛜
                                                                                                         7:12 PM 🜒
                                         root@rhel-odigas:/home/prasad/pcie/LinuxPCIe_IGL2_Code/inc
                                                                                                              n Y
   File Edit View Terminal Tabs Help
   /**
     SF2 : SmartFusion2 Board, IGL2: IGL002 Board

    #define SF2, if the hardware board is SmartFusion2

     #define IGL2, if the hardware board is IGL002
   */
   #undef SF2_ADV_KIT
   #undef IGL2
   #undef SF2 DEV KIT
   #undef SF2 EVAL KIT
   "board.h" 10L, 231C
                                                                                                     😻 🔄 Screenshot-1.png
                                                    In root@rhel-odigas:/home/prasad/pcie/LinuxPCle_IGL2_Code/inc
```

Figure 31 • Edit board.h File

#vi board.h



	root@localhost:/home/sf2/PCIe_Driver	
ile <u>E</u> dit <u>V</u> iew <u>T</u> erminal Ta <u>b</u> s <u>H</u> elp		
root@localhost PCIe_Driver]# pwd		
nome/sf2/PCIe_Driver		
<pre>root@localhost PCIe_Driver]# ls</pre>		
akefile pci_chr_drv_ctrlpln.c		
root@localhost PCIe_Driver]# make		
ake -C /lib/modules/2.6.18-308.et5/build SUBD		
<pre>ke[1]: Entering directory `/usr/src/kernels/2</pre>		
CC [M] /home/sf2/PCIe_Driver/pci_chr_drv_ctr	lpin.o	
Building modules, stage 2. MODPOST		
CC /home/sf2/PCIe Driver/pci chr drv ctr	lplp mod o	
LD [M] /home/sf2/PCIe_Driver/pci_chr_drv_ctr		
ake[1]: Leaving directory `/usr/src/kernels/2.0		
<pre>root@localhost PCIe Driver]# ls</pre>		
	drv ctrlpln.ko pci chr drv ctrlpln.mod.o	
odule.markers pci_chr_drv_ctrlpln.c_pci_chr_d	dry ctrlpln.mod.c pci chr dry ctrlpln.o	
root@localhost PCIe_Driver]# insmod pci chr dr		
<pre>coot@localhost PCIe_Driver]# ls /dev/MS_PCI_DE</pre>	V	
lev/MS_PCI_DEV		
root@localhost PCIe_Driver]#		
localhost:/home/sf2/PCle_Driver		

Figure 32 • PCIe Device Driver Installation

11. After successful Linux PCIe device driver installation, check /dev/MS_PCI_DEV got created by using the following Linux command:

#ls/dev/MS_PCI_DEV

Note: /dev/MS_PCI_DEV interface is used to access the SmartFusion2 PCIe end point from Linux user space.

Linux PCIe Application Compilation and PCIe Control Plane Utility Creation

1. Change to the */home/sf2/* directory using the following command:

#cd /home/sf2

2. Copy the Linux PCIe application utility file (PCIe_App.zip) from M2S150_M2S25_PCIe_Control_Plane_DF/ design files folder.

cp -rf /home/sf2/M2S150_M2S25_PCIe_Control_Plane_DF/Linux_64bit/Util/PCIe_App.rar /home/sf2

unzip PCIe App.rar

/home/sf2 directory must contain PC/e_App/ folder along with led blink.sh and pcie config.sh scripts.

3. Execute 1s command to display the contents of /home/sf2 directory.

1s

4. Compile the Linux user space application pcie_appln_ctrlpln.c in /home/sf2/PCIe_App folder by using gcc command.

cd /home/sf2/PCIe_App

gcc -o pcie_ctrlplane pcie_appln_ctrlpln.c

After successful compilation, Linux PCIe application utility pcie_ctrlplane creates in the same directory.

5. On Linux Command Prompt, run the pcie_ctrlplane utility as:

#./pcie_ctrlplane

6. Help menu is displayed as shown in Figure 33.



Applications Places System 🏾 🎯 🕲 🖉 🌍	4:19 PM ())
root@jocalhe	iost:/home/igl2/PCle_App _ 🔍 🗙
<u>F</u> ile <u>E</u> dit <u>V</u> iew <u>T</u> erminal Ta <u>b</u> s <u>H</u> elp	
[root@localhost PCIe_App]# pwd /home/ig12/PCIe_App [root@localhost PCIe_App]# ls led_blink.sh pcie_appln_ctrlpln.c pcie_config.sh pcie_ctrlplane [root@localhost PCIe_App]# ./pcie_ctrlplane	•
Description: LED Control [1], Led Data [0x0-0x000000FF] Example: ./pcie_ctrlplane 1 0x000000FF	
Description: SRAM_WRITE [2], Write[1], SRAM Data [0x0-0xFFFFFFF], SRAM (Example: ./pcie_ctrlplane 2 1 0x12345678 0x10	Offset[0x0-0x1FFF]
Description: SRAM_READ [3], Read[0], SRAM Offset[0x0-0x1FFF] Example : ./pcie_ctrlplane 3 0 0x10	
Description: Dip Switch Status [4] Example: ./pcie_ctrlplane 4	
Description: PCIe Device Info [5], Display PCIe Configuration Space/PCIe Example: ./pcie_ctrlplane 5 1	Pevice Detailed Info[1/2]
Description: PCIe Interrupt Control [6], Enable/(Clear/Disable)[1/0] Example: ./pcie_ctrlplane 6 1	
Description: PCIe Interrupt Count [7] Example: ./pcie_ctrlplane 7	
Description: Read Device Serial Number [8] Example: ./pcie_ctrlplane 8	
[root@localhost PCIe_App]#	
🜒 📑 root@localhost:/home/igl2/PCle_App	9
8 • Linux PCle Application Utility	



Execution of Linux PCIe Control Plane Features

LED Control

LED1 to LED8 is controlled by writing data to SmartFusion2 LED Control Registers.

#./pcie_ctrlplane 1 0x00000FF [LED ON]

#./pcie ctrlplane 1 0x00000000 [LED OFF]

🗬 Applications Places System 🥪 餐 🌄 竇		3:50 PM 🜒
	root@localhost:/home/sf2/PCle_App	
<u>F</u> ile <u>E</u> dit <u>V</u> iew <u>T</u> erminal Ta <u>b</u> s <u>H</u> elp		
root@localhost PCIe_App]# ./pcie_ctrlplane		
escription: LED Control [1], Led Data [0x0-0x000000FF	F1	
xample: ./pcie_ctrlplane 1 0x000000FF	- 1	
escription: SRAM_WRITE [2], Write[1], SRAM Data [0x0-	-AVEEEEEEEI SRAM Offeet(AvA-Av3EEE)	
xample: ./pcie_ctrlplane 2 1 0x12345678 0x10		
escription: SRAM_READ [3],Read[0], SRAM Offset[0x0-0x xample: ./pcie ctrlplane 3 0 0x10	X3FFF]	
escription: Dip Switch Status [4] xample: ./pcie ctrlplane 4		
xampte: ./pere_et/tptane 4		
escription: PCIe Device Info [5], Display PCIe Config	guration Space/PCIe Device Detailed Info[1/2]	
<pre>xample: ./pcie_ctrlplane 5 1</pre>		
escription: PCIe Interrupt Control [6], Enable/(Clear	r/Disable)[1/0]	
xample: ./pcie_ctrlplane 6 1		
escription: PCIe Interrupt Count [7]		
xample: ./pcie_ctrlplane 7		
root@localhost PCIe_App]# ./pcie_ctrlplane 1 0x000000	OFF	
root@localhost PCIe_App]# ./pcie_ctrlplane 1 0x000000	000	
root@localhost PCIe_App]#		
		=
		Ť
🕸 🔲 root@localhost:/home/sf2/PCle App 🛛 🧧 PCle_Detection	n' 🔞 Save Screenshot 🛛 🔞 Starting Take Screensh	

Figure 34 • Linux Command - LED Control

led_blink.sh contains the shell script code to perform the LED Walk ON, whereas Ctrl C exits the shell script and LED Walk turns OFF.

#sh led_blink.sh

Run the led blink.sh shell script using the sh command.



SRAM Read/Write

32 KB SRAM is accessible for SmartFusion2 Evaluation Kit Board.

#./pcie_ctrlplane 2 1 0xFF00FF00 0x1000 [SRAM WRITE]

#./pcie_ctrlplane 3 0 0x1000 [SRAM READ]




Figure 35 • Linux Command - SRAM Read/Write



DIP Switch Status

Dip Switch on SmartFusion2 Advanced Development Kit Board and SmartFusion2 Evaluation Kit Board has four electric switches to hold the device configurations. Linux PCIe utility reads the corresponding switches (ON/OFF) state.

<pre>#./pcie_ctrlplane</pre>	4	[DIP	Switch	Status]
------------------------------	---	------	--------	---------

	root@localhost:/home/sf2/PCle_App	
<pre>[root@localhost PCIe_App]# ./pcie_ctrlplane</pre>	3	. (
Description: LED Control [1], Led Data [0x0	-0×000000FF]	
Example: ./pcie_ctrlplane 1 0x000000FF		
Description: SRAM WRITE [2], Write[1], SRAM	1 Data [0x0-0xFFFFFFFF], SRAM Offset[0x0-0x3FFF]	
Example: ./pcie_ctrlplane 2 1 0x12345678 0x		
<pre>Description: SRAM_READ [3],Read[0], SRAM Of Example: ./pcie ctrlplane 3 0 0x10</pre>	TSET[UXU-UX3FFF]	
Example: ./pere_etriptane 5 0 0x10		
Description: Dip Switch Status [4]		
Example: ./pcie_ctrlplane 4		
Description: PCTe Device Info [5] Display	PCIe Configuration Space/PCIe Device Detailed Info[1/2]	
Example: ./pcie ctrlplane 5 1	The configuration space/file bevice becarted into[1/2]	
Description: PCIe Interrupt Control [6], En	hable/(Clear/Disable)[1/0]	
Example: ./pcie_ctrlplane 6 1		
Description: PCIe Interrupt Count [7]		r
Example: ./pcie_ctrlplane 7		
[root@localhost PCIe_App]# ./pcie_ctrlplane DIP Switch Data Register Value : 0x1000	2 4	
SW1 : ON		
SW2 : ON		
SW3 : ON		
SW4 : ON [root@localhost PCIe_App]#		
[loor@cocacilosc lere_hpp]#		
🛷 🔲 root@localhost:/home/sf2/PCle_App	PCIe_Detection' 🕼 Save Screenshot 🛯 💼 Starting Take Screenshot	
26 Linux Command DID Crital		
36 • Linux Command - DIP Switcl	n	



PCIe Configuration Space Display

PCIe configuration space contains the PCIe device data such as Vendor ID, Device ID, and Base Address 0.

Note: Root Privileges are required to execute this command.

```
#./pcie_ctrlplane 5 1 [Read PCIe Configuration Space]
```

	root@localhost:/home/sf2/PCIe_App _
- ile <u>E</u> dit ⊻iew <u>T</u> i	
ool@localnost i	Ie_App]# ./pcie_ctrlplane
scription IED	ontrol []], Led Data [0x0-0x000000FF]
	rplane 1 0x000000FF
scription: SRAM	<pre>wRITE [2], Write[1], SRAM Data [0x0-0xFFFFFFF], SRAM Offset[0x0-0x3FFF]</pre>
ample: ./pcie_@	rlplane 2 1 0x12345678 0x10
	READ [3],Read[0], SRAM Offset[0x0-0x3FFF]
ample: ./pcie_0	rlplane 3 0 0x10
corintion: Din	witch Status [4]
ample: ./pcie_@	
ampter //pere_	
scription: PCI	Device Info [5], Display PCIe Configuration Space/PCIe Device Detailed Info[1/2]
ample: ./pcie_@	rlplane 5 1
	Interrupt Control [6], Enable/(Clear/Disable)[1/0]
ample: ./pcie_0	riplane 6 1
contintion, DCT	Tetersunt Count [7]
ample: ./pcie @	Interrupt Count [7]
ampte/ptie_v	
oot@localhost H	Ie_App]# ./pcie_ctrlplane 5 1
Name Data	Description
VID 0x11a	Vendor Id
DID 0x11aa	Device ID
CMD 0x0400	Command
STS 0x0010	Status
RID_CLCD 0x0000 SCC 0x00	Revision ID & Class Code Sub Class Code
BCC 0X00	Base Class Code
CALN 0x10	Cache Line Size
LAT 0x00	Latency Timer
.HDR 0x00	Header Type
.BIST 0x00	Built-in Self Test
.BADDR0 0xfe50	000 Base Adress 0
.BADDR1 0xfe4	
.BADDR2 0x0000	
BADDR3 0x0000	
BADDR4 0x0000	
.BADDR5 0x0000 .CIS 0x0000	
.SVID 0x11a	Sub-system Vendor ID
.SDID 0x0000	Sub-System Device ID
.EROM 0x0000	
NEW CAP 0x50	New Capabilities Pointer
.INTLN 0x0b	Interrupt Line
.INTPIN 0x01	Interrupt Pin
.MINGNT 0×00	Minimum Required Burst Period
.MAXLAT 0x00 <	Maximum Latency
ot@localhost H	
oot@localhost H	

Figure 37 • Linux Command - PCle Configuration Space Display



PCIe Link Speed and Width

Note: Root Privileges are required to execute this command.

#./pcie_ctrlplane 5 2 [Read PCIe Link Speed and Link Width]




Figure 38 • Linux Command - PCle Link Speed and Width




Figure 39 • Linux Command - PCle Link Speed and Width



PCIe Interrupt Control (Enable/Disable) and Interrupt Counter

SmartFusion2 Advanced Development Kit Board and SmartFusion2 Evaluation Kit Board enable or disable the MSI interrupts by writing data to its PCIe configuration space. Interrupt Counter holds the number of MSI interrupts got triggered by pressing the **SW1** push button.

- #. /pcie_ctrlplane 6 0 [Disable Interrupts]
- #. /pcie_ctrlplane 6 1 [Enable Interrupts]
- #. /pcie_ctrlplane 7 [Interrupt Counter Value]

		root@localnost:/l	iome/sf2/PCIe_App	×
ile <u>E</u> dit <u>V</u> iew <u>T</u> erminal Ta <u>b</u> s <u>H</u> elp				
oot@localhost PCIe_App]# ./pcie_ctrlpla	ne			
escription: LED Control [1], Led Data [0	x0-0x000000FF1			
ample: ./pcie_ctrlplane 1 0x000000FF	-			
escription: SRAM WRITE [2], Write[1], SR	AM Data [0x0-0xFF	FFFFFF1. SRAM Offse	t[0x0-0x3FFF]	
ample: ./pcie_ctrlplane 2 1 0x12345678				
escription: SRAM READ [3],Read[0], SRAM	Offset[0x0-0x3FFF	-1		
ample: ./pcie_ctrlplane 3 0 0x10				
escription: Dip Switch Status [4]				
ample: ./pcie_ctrlplane 4				
escription: PCIe Device Info [5], Displa	y PCIe Configurat	ion Space/PCIe Devi	ce Detailed Info[1/2]	
ample: ./pcie_ctrlplane 5 1				
escription: PCIe Interrupt Control [6],	Enable/(Clear/Dis	able)[1/0]		
ample: ./pcie_ctrlplane 6 1				
escription: PCIe Interrupt Count [7]				
ample: ./pcie_ctrlplane 7				
oot@localhost PCIe_App]# ./pcie_ctrlpla	ne 6 1			
oot@localhost PCIe_App]# ./pcie_ctrlpla 2 PCIe Interrupt Counter Value : 0	ne 7			
oot@localhost PCIe_App]# ./pcie_ctrlpla	ne 7			
PCIe Interrupt Counter Value : 4 oot@localhost PCIe App]# ./pcie ctrlpla				
oot@localhost PCIe_App]# ./pcie_ctrlpla				
2 PCIe Interrupt Counter Value : 0	- 7			
oot@localhost PCIe_App]# ./pcie_ctrlpla 2 PCIe Interrupt Counter Value : 0	ne /			
oot@localhost PCIe_App]#				

Figure 40 • Linux Command - PCle Interrupt Control

Conclusion

This demo describes how to access the PCIe EP and displays the device serial number feature of SmartFusion2 by implementing a low bandwidth control plane design with BFM simulation. It provides a GUI for easy control of PCIe EP device through Jungo drivers for windows platform. It also provides a Linux PCIe application for easy control of PCIe EP device through Linux PCIe Device Driver.



Appendix 1: SmartFusion2 Advanced Development Kit Board

Figure 41 shows the SmartFusion2 Advanced Development Kit Board.




Figure 41 • SmartFusion2 Advanced Development Kit Board



Appendix 2: SmartFusion2 Evaluation Kit Board

Figure 42 shows the SmartFusion2 Evaluation Kit Board.




Figure 42 • Lining up the SmartFusion2 Evaluation Kit Board

3

Note: The Notch (highlighted in red) does not go into the adapter card.



2 – Product Support

Microsemi SoC Products Group backs its products with various support services, including Customer Service, Customer Technical Support Center, a website, electronic mail, and worldwide sales offices. This appendix contains information about contacting Microsemi SoC Products Group and using these support services.

Customer Service

Contact Customer Service for non-technical product support, such as product pricing, product upgrades, update information, order status, and authorization.

From North America, call 800.262.1060 From the rest of the world, call 650.318.4460 Fax, from anywhere in the world, 408.643.6913

Customer Technical Support Center

Microsemi SoC Products Group staffs its Customer Technical Support Center with highly skilled engineers who can help answer your hardware, software, and design questions about Microsemi SoC Products. The Customer Technical Support Center spends a great deal of time creating application notes, answers to common design cycle questions, documentation of known issues, and various FAQs. So, before you contact us, please visit our online resources. It is very likely we have already answered your questions.

Technical Support

Visit the Customer Support website (www.microsemi.com/soc/support/search/default.aspx) for more information and support. Many answers available on the searchable web resource include diagrams, illustrations, and links to other resources on the website.

Website

You can browse a variety of technical and non-technical information on the SoC home page, at www.microsemi.com/soc.

Contacting the Customer Technical Support Center

Highly skilled engineers staff the Technical Support Center. The Technical Support Center can be contacted by email or through the Microsemi SoC Products Group website.

Email

You can communicate your technical questions to our email address and receive answers back by email, fax, or phone. Also, if you have design problems, you can email your design files to receive assistance. We constantly monitor the email account throughout the day. When sending your request to us, please be sure to include your full name, company name, and your contact information for efficient processing of your request.

The technical support email address is soc_tech@microsemi.com.



My Cases

Microsemi SoC Products Group customers may submit and track technical cases online by going to My Cases.

Outside the U.S.

Customers needing assistance outside the US time zones can either contact technical support via email (soc_tech@microsemi.com) or contact a local sales office. Sales office listings can be found at www.microsemi.com/soc/company/contact/default.aspx.

ITAR Technical Support

For technical support on RH and RT FPGAs that are regulated by International Traffic in Arms Regulations (ITAR), contact us via soc_tech_itar@microsemi.com. Alternatively, within My Cases, select **Yes** in the ITAR drop-down list. For a complete list of ITAR-regulated Microsemi FPGAs, visit the ITAR web page.



Microsemi Corporate Headquarters One Enterprise, Aliso Viejo CA 92656 USA Within the USA: +1 (800) 713-4113 Outside the USA: +1 (949) 380-6100 Sales: +1 (949) 380-6136 Fax: +1 (949) 215-4996 E-mail: sales.support@microsemi.com Microsemi Corporation (Nasdaq: MSCC) offers a comprehensive portfolio of semiconductor and system solutions for communications, defense and security, aerospace, and industrial markets. Products include high-performance and radiation-hardened analog mixed-signal integrated circuits, FPGAs, SoCs, and ASICs; power management products; timing and synchronization devices and precise time solutions, setting the world's standard for time; voice processing devices; RF solutions; discrete components; security technologies and scalable anti-tamper products; Power-over-Ethernet ICs and midspans; as well as custom design capabilities and services. Microsemi is headquartered in Aliso Viejo, Calif. and has approximately 3,400 employees globally. Learn more at **www.microsemi.com**.

© 2014 Microsemi Corporation. All rights reserved. Microsemi and the Microsemi logo are trademarks of Microsemi Corporation. All other trademarks and service marks are the property of their respective owners.