

# Power over Ethernet PD69104B – 4 Port PoE Controller Registers Map User Guide

Rev 0.5



## **Table of Contents**

INTRODUCTION	.3
APPLICABLE DOCUMENTS	.3
I <sup>2</sup> C PROTOCOL STRUCTURE WITH HOST	.4
Address Phase	. 4
Data Phase	. 4
I <sup>2</sup> C High Level Layer	. 5
Byte/Word Read/Write Transaction	. 5
Successive Read/Write Transaction	. 5
Read Byte Transaction	. 5
Broadcast Support	. 5
Time Out Mechanism	. 5
I <sup>2</sup> C Timing Constraints	. 6
UART COMMUNICATION	.7
Features List	. 7
Physical Layer	. 7
Broadcast Support	. 8
Auto Baud Rate Learning	. 8
Timeout Mechanisms	. 9
REGISTERS MAPPING AND DESCRIPTION	10

2



# Introduction

This Register Mapping Matrix includes a detailed description of PD69104A 4-Port PoE device Registers Map.

### General Note:

PD69104A communication protocol is based on I2C or UART, as illustrated in PD69104A datasheet.

Each Read or Write transaction is framed in a Byte Packets.

# **Applicable Documents**

For additional information on PD69104A applications and functionallity please refer to the following documents:

- IEEE 802.3af-2003 standard, DTE Power via MDI
- IEEE802.3at-2009 standard, DTE Power via MDI
- PD69104A datasheet, catalogue number DS\_PD69104A
- Application Note 198, PD69104A MSCC Auto Mode, catalogue number 06-0134-080
- Application Note 192, PD69104A Semi-Auto Mode, catalogue number 06-0128-080
- Evaluation Board User Guide, catalogue number TBD
- Technical Note TBD, Power Management catalogue number TBD



# I<sup>2</sup>C Protocol Structure with Host

The following diagram describes I<sup>2</sup>C Communication format of data write/read access:




Figure 1: Packet Structure

#### Address Phase

This phase is common to both read and write accesses:

- Both accesses (read and write) begin with a START indication.
- Slave's address follows a START indication. In case of a miss match, the slave ignores the rest of the access and waits for a 'STOP' indication to close current access. However, in case the slave address matches, next bit indicates the type of the access (read or write).
- Matched slave acknowledges first byte.
- The byte that follows indicates internal register address. The slave should acknowledge the byte.

#### Data Phase

In this phase the read and write accesses behave differently.

#### Write access

- 1. A byte of write data is transmitted to the slave; the slave acknowledges it.
- 2. A stop indication from the master closes current access.

#### Read access

1. Another command byte is received, comprising slave address and real command type (in this case read). The slave acknowledges the byte.



- 2. At this stage, the master is ready to continue the communication and to sample read data; hence, read data must be ready on the next rise of the clock pulse.
- 3. A byte of data is transmitted to the master; the master acknowledges it.

#### I<sup>2</sup>C High Level Layer

The following diagram describes the supported I<sup>2</sup>C high-level packet structure.




Figure 2: High Level Packet Structure

#### **Byte/Word Read/Write Transaction**

First byte is control byte that consists of the chip address and a read/write operation indication.

Second byte is internal chip's address register.

Bytes/words that follow are data bytes. In case of a read operation they are read from the slave and in case of a write operation they are written onto the slave.

#### Successive Read/Write Transaction

- The master can continue sending bytes that the slaves write, or continue receiving data from a slave during address phase.
- The slave will continue to send/receive data bytes from/to the master until a 'stop bit' is asserted by the master.
- Each byte received by the slave (or each byte from registers to be read) is received from next register address (each byte address is increased by 1).

#### Read Byte Transaction

The slave supports a 'send byte' transaction.

- 1. The master begins with a start bit. Byte that follows consists of chip address and a read bit.
- 2. If chip address is correct the slave acknowledges the byte and immediately (at next sck phase) sends a data byte from a constant address (address 7'h00)
- 3. A send byte transaction continues with successive read transactions (address 1, address 2 and so on) until the master asserts a stop bit.

#### **Broadcast Support**

All slaves answer a general address sent by the master. In case of Auto or Semi-Auto modes general address is 7'h30 and in case of MSCC Extended Auto mode general address is 7'h0.

The broadcast is for master writing only; read access is ignored in a broadcast transaction.

#### Time Out Mechanism

I<sup>2</sup>C has an internal counter of 14ms. The counter resets each time the SCL rises or falls. If SCL is "stuck" for 14ms, I<sup>2</sup>C returns to IDLE state and transaction is ignored (Time Out mechanism is active between start bit and stop bit).



#### I<sup>2</sup>C Timing Constraints


#### Table 1: Characteristics of the SDA and SCL Bus Lines for F/S-mode I2C-Bus

DADAMETED		STAND	ARD-MODE	FAST-N	IODE	
PARAMETER	SYMBOL	MIN.	MAX.	MIN.	MAX.	
SCL clock frequency	f <sub>SCL</sub>	0	100	0	400	kHz
Hold time (repeated) START condition. After this period, the first clock pulse is generated	t <sub>HD;STA</sub>	4.0	-	0.6	-	μs
LOW period of the SCL clock	t <sub>LOW</sub>	4.7	-	1.3	-	μs
HIGH period of the SCL clock	t <sub>HIGH</sub>	4.0	-	0.6	-	μs
Set-up time for a repeated START condition	t <sub>SU;STA</sub>	4.7	-	0.6	-	μs
Data hold time: for CBUS compatible masters (see NOTE, Section 10.1.3) for I <sup>2</sup> C-bus devices	t <sub>HD;DAT</sub>	5.0 0 <sup>(2)</sup>	- 3.45 <sup>(3)</sup>	_ 0 <sup>(2)</sup>	- 0.9 <sup>(3)</sup>	μs μs
Data set-up time	t <sub>SU;DAT</sub>	250	-	100 <sup>(4)</sup>	-	ns
Rise time of both SDA and SCL signals	t <sub>r</sub>	-	1000	$20 + 0.1C_{b}^{(5)}$	300	ns
Fall time of both SDA and SCL signals	t <sub>f</sub>	-	300	$20 + 0.1C_{b}^{(5)}$	300	ns
Set-up time for STOP condition	t <sub>SU;STO</sub>	4.0	-	0.6	-	μs
Bus free time between a STOP and START condition	t <sub>BUF</sub>	4.7	-	1.3	-	μs
Capacitive load for each bus line	C <sub>b</sub>	-	400	-	400	pF
Noise margin at the LOW level for each connected device (including hysteresis)	V <sub>nL</sub>	0.1V <sub>DD</sub>	-	0.1V <sub>DD</sub>	-	V
Noise margin at the HIGH level for each connected device (including hysteresis)	V <sub>nH</sub>	0.2V <sub>DD</sub>	-	0.2V <sub>DD</sub>	-	V

#### Notes

- 1. All values refer to  $V_{IHmin}$  and  $V_{ILmax}$  levels (as specified in PD69204A datasheet).
- A device must internally provide a hold time of at least 300ns for the SDA signal (refers to V<sub>IHmin</sub> of SCL signal) to bridge the undefined region of the falling edge of SCL.
- 3. Maximum  $t_{HD;DAT}$  has to be met only if device does not stretch LOW period ( $t_{LOW}$ ) of SCL signal.
- A Fast-mode I<sup>2</sup>C-bus device can be used in a Standard-mode I<sup>2</sup>C-bus system, but the requirement of 250ns t<sub>SU;DAT</sub> must then be met. This is the in case device does not stretch LOW period of SCL signal.
- 5. If device does stretch LOW period of SCL signal, it must output next data bit to SDA line  $t_{r_max} + t_{SU;DAT} = 1000 + 250 = 1250$ ns (according to Standard-mode l<sup>2</sup>C-bus specification) before SCL line can be released.
- 6. n/a = not applicable





#### Figure 3: Definition of Timing for F/S-mode Devices on the I<sup>2</sup>C-bus

# **UART** Communication

UART (Universal Asynchronous Receive Transmit) is supported by PD69104A platform to allow communication between PD69104A IC's and an external host, at Auto mode only.


PD69104A platform supports UART only as a slave.

#### **Features List**

- Slave mode.
- Supports 4,800 to115,200 Baud rate, auto learning mechanism
- Supports 8 bit address.
- Supports 8 bit data access.
- Supports general broadcast transmission.
- 8N1:
  - 8 bits data
  - No parity
  - o 1 stop bit
- Frame transaction header, payload and suffix.
- Time out mechanism (time out for frame and per byte).
- No successive read/write one transaction per register (read/write).
- Half duplex implementation Rx starts after Tx ends
- A filter for glitches cancelling on RX pin.

#### **Physical Layer**

The UART protocol has two data lines; Rx, from where PD69104A receives its data, and Tx, throughout where data is transmitted. UART is a byte protocol in which every byte starts with a 'start bit' and ends with a 'stop bit'.



#### Figure 4: UART Read/Write Frame

Data is sent in a constant frame to be synchronized. Figure 5 and Figure 6 describe data read frame.






Figure 5: Master's Read Packet Structure

#### Figure 6: Master's Write Packet Structure

- 1. First byte is control byte consists of chip address and a read/write operation indication.
- 2. Second byte consists of chip's internal ram address.
- 3. Bytes that follow are data bytes. In case of a read operation they are read from the slave and in case of a write operation they are written onto the slave.

#### **Broadcast Support**

All slaves answer a general address sent by the master. The general address is 7'h0.

The broadcast is for master writing only; read accesses are ignored in a broadcast transaction.

#### Auto Baud Rate Learning

PD69104A has a self-learning baud rate mechanism that allows synchronizing all PD69104A slaves to the master's "real" baud rate and thus working with a higher baud rate.

First byte received by the slave is 8'hAA. At the rising or falling edge of each bit, an 8MHz counter starts counting the bit width (in a 125ns resolution). Average width of 8 header bits is actual bits rate. By using this mechanism, PD69104A slaves can be synchronized with the master and set back data at that rate. Header is a preamble bit that facilitates synchronization.






Figure 7: Header Bit Width

#### **Timeout Mechanisms**

UART protocol has a frame timeout mechanism. This mechanism has two purposes:

- Distinguishing between frame's suffix of 8'f5 and a payload byte with the same value: The mechanism identifies a frame suffix only when it arrives as 2-bytes in a read access or as 4-bytes in a write access; otherwise it is treated as a data byte.
- **Preventing UART communication from getting stuck:** A one second timeout counter is activated beginning with a start frame (end of header byte) till a suffix arrival. If a suffix byte does not arrive within that time the transaction is ignored and slave moves into an IDLE state.




Figure 8: Timeout Mechanism



**Company Confidential – Preliminary** 

# **Registers Mapping and Description**

**R/W ACCESS KEY:** COR Clear on Read. Register clears when read. Writing to these registers has no effect.

- R/W Read/Write. Register can be read or write
- RO
- Read Only. Register can be read of write Read Only. Register can be read only. Writing to these registers has no effect. Set Only. Writing "1" set the bit, Writing "0" bit is unchanged (Data read from these registers is meaningless) Bit (or Byte) default value depends on IC I/O configuration (pull up or pull down)
- SO " / "

Address (HEX)	Register Name	Width	Bits	Detailed Description	General/Equation	Reset Value (HEX)	Read / Write
			[0]	Power Enable Interrupt. Sets if any power status bit in PWREVN register (02h) is set.		0	RO
			[1]	Power Good Interrupt. Sets if any power good bit in PWREVN register (02h) is set.		0	RO
			[2]	Disconnect Interrupt. Sets if any disconnect bit in FLTEVN register (06h) is set.		0	RO
			[3]	Detect Interrupt. Sets if any detection bit i DETEVN register (04h) is set.	Interrupt Status Register, Read Only. Summarizes	0	RO
0 INT	INT	8	[4]	Class Interrupt. Sets if any class bit in DETEVN register (04h) is set.	events from registers 02h through 0Ah	0	RO
			[5]	$t_{CUT}$ Interrupt. Sets if any $t_{CUT}$ bit in FLTEVN register (06h) is set, or if any tLIM bit in TSEVN register (08h) is set.		0	RO
			[6]	$t_{\text{START}}$ Interrupt. Sets if any $t_{\text{START}}$ bit in TSEVN register (08h) is set.		0	RO
			[7]	Supply Interrupt. Sets if any bit in register 0Ah is set.		1	RO
			[0]	When this bit is set Power Enable events can pull INT_OUT low.		0	RW
			[1]	When this bit is set Power Good events can pull INT_OUT low.	Interrupt Mask Register, Read/Write. bits in this	0	RW
			[2]	When this bit is set Disconnect events can pull INT_OUT low.		1/0	RW
1	INTMASK	8	[3]	When this bit is set Detect events can pull INT_OUT low.	register are AND'ed with bits in register 00h and then OR'ed together; the result	0	RW
	INTMASK	0	[4]	When this bit is set Class events can pull INT_OUT low.	determines if the slave pulls INT_OUT line low; other slaves within the system	0	RW
			[5]	When this bit is set tCUT events can pull INT_OUT low.	may also be pulling INT_OUT low.	1/0	RW
			[6]	When this bit is set tSTART events can pull INT_OUT low.		1/0	RW
			[7]	When this bit is set Supply events can pull INT_OUT low.		1	RW
2	PWREVN	8	[03]	Ports 1 to 4 power status change. (occurs when a port is turned on or off)	Power event Register, Read Only. Lower 4 bits indicate Power Enable events, which occur when a port is turned on or off. Upper 4 bits are set when Power Good status of the applicable	0	RO



Address (HEX)	Register Name	Width	Bits	Detailed Description	General/Equation	Reset Value (HEX)	Read / Write	
			[47]	Ports 1 to 4 power good change. (when power good status of the port changes)	port(s) change. See STATPWR register (10h)	0	RO	
3	PWREVN_COR	8	[03]	Ports 1 to 4 power status change. (occurs when a port is turned on or off)	Power Event register, Clear on Read. Identical to PWREVN register (02h) except that reading of this	0	COR	
			[47]	Ports 1 to 4 power good change. (when power good status of the port changes)	register clears both power status and PWREVN_COR registers	0	COR	
4	4 DETEVN	8	[03]	Ports 1 to 4 detection cycle completed.	Detection and Classification Event register, Read Only. Lower 4 bits indicate that port has completed a detection cycle. 4 upper bits indicate port has completed classifying the PD.	0	RO	
				[47]	Ports 1 to 4 classification completed.	Detection's/Classification's results are available in ports' STATP register (0Ch to 0Fh).	0	RO
5	5 DETEVN_COR	8	[03]	Ports 1 to 4 detection cycle completed.	Detect and Classification Event register, Clear on Read. Identical to DETEVN register (04h) except that	0	COR	
				[47]	Ports 1 to 4 classification completed.	reading of this register clears both DETEVN and DETEVN_COR registers.		
6	FL TEVN	FLTEVN	8	[03]	Ports 1 to 4 over current time out $(t_{CUT})$ .	Overload & Under-load Time Out register, Read Only. Lower 4 bits indicate port has been turned off because load current was above ICUT or ILIM lasted for	0	RO
			[47]	Ports 1 to 4 disconnect time out (t <sub>DIS</sub> ).	longer than tCUT. Upper 4 bits indicate when port has been turned off because PD was disconnected.	0	RO	
7	FLTEVN_COR	8	[03]	Ports 1 to 4 over current time out $(t_{CUT})$ .	Overload & Under-load Time Out register, Clear on Read. Identical to FLTEVN Register (06h) except that	0	COR	
			[47]	Ports 1 to 4 disconnect time out $(t_{DIS})$ .	reading of this register clears both FLTEVN and FLTEVN_COR registers			
8	TSEVN	8	[03]	Ports 1 to 4 over current during startup time out ( $t_{START}$ ). A set bit indicates port has been turned off due to over current during start up for period longer than $t_{START}$ .	Overload During Start Up Time Out register, Read Only. Lower 4 bits indicate port has been turned off because of an unsuccessful	0	RO	
		8	[47]	Ports 1 to 4 current limit time out $(t_{LIM})$ . A set bit indicates port has been turned off, since after startup it was forced to limit the current for a period longer than $t_{LIM}$	startup. Upper 4 bits indicate port has turned off because it was in current-limit for longer than tLIM.	0	RO	
9	TSEVN_COR	8	[03]	Ports 1 to 4 over current during startup time out (t <sub>START</sub> ).	Overload During Start Up Time Out register, Clear on Read. Identical to TSEVN register (08h) except that	0	COR	
Ū			[47]	Ports 1 to 4 current limit time out $(t_{\text{LIM}})$ .	the reading of this register clears both TSEVN and TSEVN_COR registers.	Ŭ		



Address (HEX)	Register Name	Width	Bits	Detailed Description	General/Equation	Reset Value (HEX)	Read / Write		
			[0]	IC power is externally supplied from one of the ports – MSCC proprietary		0	RO		
			[1]	Reserved		1	RO		
			[2]	Chip temperature is over the temperature alarm threshold (9Dh) – MSCC proprietary		0	RO		
			[3]	Over Voltage Lock Out (OVLO) on main supply (V <sub>MAIN</sub> ) – MSCC proprietary		0	RO		
			[4]	Under Voltage Lock Out (UVLO) on main supply (V <sub>MAIN</sub> ).	Supply Event register Deed	1	RO		
A	SUPEVN	8	[5]	One port or more were denied to power up due to power management – MSCC proprietary	Supply Event register, Read Only. Bits in this register indicate problems with power	1	RO		
				[6]	If this bit is set one or more MOSFETs may have failed. To determine which ports may have bad FETs read the HPSTAT registers (49h, 4Eh, 53h, and 58h).	supplies, temperature, or MOSFET failures.	0	RO	
			[7]	This bit is set in case of a thermal shutdown. All ports are turned off. This bit can be cleared by reading supevn_cor but tsd bit in wdog register (42h) will remain set as long as temperature remains above threshold.		0	RO		
В	SUPEVN_COR	8	[07]	Register 0Ah Clear On Read	Supply Event register, Clear on Read. Identical to SUPEVN register (0Ah) except that reading of this register clears both SUPEVN and SUPEVN_COR registers.	0	COR		
			[2:0]	Result of last detection on Port 1: 0=Unknown; 1=Short; 2=Cpd too high; 3=RSIG too low; 4=Good; 5=RSIG too high; 6=Open circuit; 7=Reserved.	Port 1 Status register, Read	0	RO		
С	STATP1	7	[3]	Always returns 0.	Only. This register shows results of detection and	0	RO		
			[6:4]	Result of last classification on Port 1. 0=Unknown; 1=Class 1; 2=Class 2; 3=Class 3; 4=Class 4; 5=Reserved; 6=Class 0; 7=Over-current.	classification.	0	RO		
			[2:0]	Result of last detection on Port 2. (For details see STATP1.)	Port 2 Status resgister,	0	RO		
D	D STATP2	7	[3]	Always returns 0.	Read Only. This register shows results of detection	0	RO		
			[6:4]	Result of last classification on Port 2. (For details see STATP1.)	and classification	0	RO		
					[2:0]	Result of last detection on Port 3. (For details see STATP1.)	Port 3 Status register, Read	0	RO
Е	STATP3	7	[3]	Always returns 0.	Only. This register shows results of detection and	0	RO		
			[6:4]	Result of last classification on Port 3. (For details see STATP1.)	classification	0	RO		



Address (HEX)	Register Name	Width	Bits	Detailed Description	General/Equation	Reset Value (HEX)	Read / Write			
			[2:0]	Result of last detection on Port 4. (For details see STATP1.)	Port 4 Status register, Read	0	RO			
F	STATP4	7	[3]	Always returns 0.	Only. This register shows results of detection and	0	RO			
			[6:4]	Result of last classification on Port 4. (For details see STATP1.)	classification	0	RO			
			[0]	Power enabled on Port 1. Indicates port has been turned on. Sets to '0' when port is turned off		0	RO			
			[1]	Power enabled on Port 2.		0	RO			
			[2]	Power enabled on Port 3.	Power Status register, Read	0	RO			
10	STATPWR	8	[3]	Power enabled on Port 4.	Only. This register indicates	0	RO			
			[4]	Power good on Port 1. Indicates power good (after successful startup)	power status of each port	0	RO			
			[5]	Power good on Port 2.		0	RO			
			[6]	Power good on Port 3.		0	RO			
			[7]	Power good on Port 4.		0	RO			
			[0]	State of MODE1 pin: 1=DVDD; 0=Tied to GND. "0"- Semi Auto mode "1"- Auto mode			RO			
			[1]	Always returns 0.			RO			
11	STATPIN	6	[3:2]	Indicates which slave (4-port controller) within the system is being addressed: (ADDR0:1) 00 =Ports A-D; 01 =Ports E-H; 10 =Ports I-L; 11 =Ports M-P.	Pin Status register, Read Only		RO			
				[4]	State of the ADDR2 pin: 1=DVDD; 0=Tied to GND.			RO		
			[5]	State of the ADDR3 pin: 1=DVDD; 0=Tied to GND			RO			
12	OPMD 8	OPMD 8	OPMD 8	OPMD 8	8	[1:0]	Operating mode for Port 1. 00 =Shutdown; 01 =Manual; 10 =Semi-auto; 11 =Auto.	Operating Mode register, Read/Write. This register	3/0	RW
			[3:2]	Operating mode for Port 2	sets operating mode for each port.	3/0	RW			
			[5:4]	Operating mode for Port 3		3/0	RW			
			[7:6]	Operating mode for Port 4		3/0	RW			
			[0]	Enables DC disconnect sensing on Port 1.		0	RW			
			[1]	Enables DC disconnect sensing on Port 2	Disconnect Sensing Enable	0	RW			
			[2]	Enables DC disconnect sensing on Port 3	register, Read/Write. This	0	RW			
			[3]	Enables DC disconnect sensing on Port 4 Enables AC disconnect sensing on Port 1.	register enables AC and/or DC disconnect sensing on	0	RW			
13	DISENA	8	[4]	(will always be '0')	each port. PD69104A doesn't have AC disconnect	1/0	RW			
			[5]	Enables AC disconnect sensing on Port 2 (will always be '0')	sensing capability, therefore	1/0	RW			
			[6]	Enables AC disconnect sensing on Port 3 (will always be '0')	it enables DC disconnect sensing when bits 4 to 7 are set.	1/0	RW			
			[7]	Enables AC disconnect sensing on Port 4 (will always be '0')		1/0	RW			
14	DETENA	8	[0]	<ul> <li>Enables detection on Port 1.</li> <li>In Auto and Semi-auto modes setting this bit enables detection; the slave will periodically perform a detection cycle</li> </ul>	Detection and Classification Enable register, Read/Write. These bits can also be set by writing to DETPB register	1/0	RW			



Address (HEX)	Register Name	Width	Bits	Detailed Description	General/Equation	Reset Value (HEX)	Read / Write				
				<ul> <li>and report a result.</li> <li>In Manual mode port will perform only one detection cycle each time this bit is set. Bit will be cleared afterwards.</li> <li>In Shutdown mode this bit has no effect.</li> </ul>	(18h). Behavior of these bits depends on ports' operating mode						
			[1]	Enables detection on Port 2							
			[2]	Enables detection on Port 3							
							[3]	Enables detection on Port 4			
				[4]	<ul> <li>Enable classification on Port 1.</li> <li>In Auto and Semi-auto modes setting this bit enables classification that follows a successful detection.</li> <li>In Manual mode port will perform only one classification each time this bit is set. Bit will be cleared afterwards.</li> <li>In Shutdown mode this bit has no effect.</li> </ul>						
			[5]	Enables classification on Port 2							
			[6]	Enables classification on Port 3							
			[7]	Enables classification on Port 4							
			[0]	Enables midspan back-off timer on Port 1.	Midspan Back-off Enable		RW				
			[1]	Enables midspan back-off timer on Port 2.	register.		RW				
			[2]	Enables midspan back-off timer on Port 3.	"1" - (Pin @ VDD) = ALT A		RW				
15	MIDSPAN	4	[3]	Enables midspan back-off timer on Port 4.	No Midspan Mode (pin status = 1 => MIDSPAN bit = 0) "0" - (Pin @ GND) = ALT B Midspan Mode (pin status = 0 => MIDSPAN bit = 1)	SPAN Defined by ALT A/B pin	RW				
16	TCONF	8	[7:0]	Reserved		0	RW				
			[0]	Reserved (should be set to "0")		0	RW				
			[1]	Reserved (should be set to "0")		0	RW				
			[2]	Reserved (should be set to "0")		0	RW				
			[3]	Reserved (should be set to "0")		0	RW				
			[5:4]	Reserved (should be set to "10")		2	RW				
17	MCONF	8	[6]	When this bit is set, detect events are generated only when result is different from previous detection on this port. When this bit is cleared, a ports' bit in the DETEVN register (04h) is set every time the slave completes a detection cycle.	Miscellaneous Configuration register, Read/Write.	0	RW				
			[7]	When this bit is cleared the slave will not pull INT_OUT line.		1	RW				
18	DETPB	8	[3:0]	Sets bits [3:0] in DETENA register (14h) which enables detection on ports.	Detection and Classification Restart Pushbutton register, Set Only. This pushbutton register is used to set corresponding bits in DETENA register (14h). Lower 4 bits enable detection while upper 4 bits	0	SO				
				Sets bits [7:4] in DETENA register (14h) which enables classification on ports	enable classification. For a port in Manual mode, writing 1 to a bit in this pushbutton register will start a single						



Address (HEX)	Register Name	Width	Bits	Detailed Description	General/Equation	Reset Value (HEX)	Read / Write														
					detection or classification cycle; DETENA bit for the port will be set by this pushbutton and automatically cleared after detection or classification cycle is completed. For a port in Auto or Semi-auto mode detection and/or classification will run until disabled.																
19	19 PWRPB	8	[3:0]	Turns on corresponding port	Power On/Off Pushbutton register, Set Only. If a port is in Manual mode this register can be used to force it to turn on; if a port is in Auto or Semi-auto mode it won't turn on until a valid PD signature is detected. Setting any of the Off bits turns off	0	SO														
									[7:4]     Turns off corresponding port     clears related Detect       Fault Event bits, Poir     register, and Detect	corresponding port and also clears related Detect and Fault Event bits, Port Status register, and Detection and Classification enable bits for that port.											
			[0]	Resets Port 1. Setting this bit also clears the following bits: Power Enable bit in STATPWR register; Detection and Fault Event bits; Port Status register; and Detection and Classification Enable bits		0															
		RSTPB 8											Resets Port 2		0						
			[2]	Resets Port 3		0															
			8	[3]	Resets Port 4	_	0														
1A	RSTPB			8	8	8	8	8	8	8	8	8	8	8	8	8	[4]	Resets all four ports.	Reset Pushbutton register,	0	
	Norr B									[5]	Reserved – Always returns 0	Set Only	0								
													[6]	Clears interrupt pin. Setting this bit releases INT_OUT line (if it is being pulled low by this slave). When INT_OUT line is released in this way, condition(s) causing the slave to assert INT_OUT must be removed before the slave can assert INT_OUT again.		0					
			[7]	Clears all event registers (02h through 0Bh).		0															
1B	ID	8	[7:0]	Identification register REV: [2:0] DEV: [7:3]		2E	RO														
1E	TLIM12	8	[3:0]	$t_{\text{LIM}}$ timer for Port 1. Timer duration is 1.71 (typ) times the value of this field in [ms]. When this field is 0, timer is disabled and $t_{\text{CUT}}$ timer limits overloads' duration.	t <sub>LIM</sub> Timer register, Ports 1 and 2, Read/Write	0	RW														
			[7:4]	t <sub>LIM</sub> timer for Port 2		0	RW														
1F	TLIM34	8	[3:0]	$t_{LIM}$ timer for Port 3. Timer duration is 1.71 (typ) times the value of this field in [ms]. When this field is 0, timer is disabled and $t_{CUT}$ timer limits overloads' duration.	t <sub>LIM</sub> Timer register, Ports 3 and 4, Read/Write	0	RW														
			[7:4]	t <sub>LIM</sub> timer for Port 4		0	RW														
30	IP1LSB	8	[7:0]	Port 1 Current LSB. Read this byte before IP1MSB.	Port 1 Current Measurement, LSB register, Read Only. LSB = 122.07µA	0	RO														



Address (HEX)	Register Name	Width	Bits	Detailed Description	General/Equation	Reset Value (HEX)	Read / Write
31	IP1MSB	8	[7:0]	Port 1 Current MSB.		0	RO
32	VP1LSB	8	[7:0]	Port 1 Voltage LSB. Read this byte before VP1MSB.	Port 1 Voltage Measurement, LSB register, Read Only. LSB = 5.835mV	0	RO
33	VP1MSB	8	[7:0]	Port 1 Voltage MSB.		0	RO
34	IP2LSB	8	[7:0]	Port 2 Current LSB. Read this byte before IP2MSB.	Port 2 Current Measurement, LSB register register, Read Only. LSB = 122.07µA	0	RO
35	IP2MSB	8	[7:0]	Port 3 Current MSB.		0	RO
36	VP2LSB	8	[7:0]	Port 2 Voltage LSB. Read this byte before VP2MSB.	Port 2 Voltage Measurement, LSB register, Read Only LSB = 5.835mV	0	RO
37	VP2MSB	8	[7:0]	Port 2 Voltage MSB.		0	RO
38	IP3LSB	8	[7:0]	Port 3 Current LSB. Read this byte before IP3MSB.	Port 3 Current Measurement, LSB register, Read Only LSB = 122.07µA	0	RO
39	IP3MSB	8	[7:0]	Port 3 Current MSB.		0	RO
3A	VP3LSB	8	[7:0]	Port 3 Voltage LSB. Read this byte before VP3MSB.	Port 3 Voltage Measurement, LSB register, Read Only LSB = 5.835mV	0	RO
3B	VP3MSB	8	[7:0]	Port 3 Voltage MSB.		0	RO
3C	IP4LSB	8	[7:0]	Port 4 Current LSB. Read this byte before IP4MSB.	Port 4 Current Measurement, LSB register, Read Only LSB = 122.07µA	0	RO
3D	IP4MSB	8	[7:0]	Port 4 Current MSB.		0	RO
3E	VP4LSB	8	[7:0]	Port 4 Voltage LSB. Read this byte before VP4MSB.	Port 4 Voltage Measurement, LSB register, Read Only LSB = 5.835mV	0	RO
3F	VP4MSB	8	[7:0]	Port 4 Voltage MSB.		0	RO
41	FIRMWARE	8	[7:0]		Firmware Revision register,	0A	RO
			[0]	Watchdog timer's status. When the watchdog times out this bit is set and all ports are reset. This bit must be cleared before any ports can be re-enabled	Read Only	0	RW
42	WDOG	8	[4:1]	Watchdog Disable. Set this field to 1011b to disable watchdog; any other setting enables watchdog.		В	RW
		Ŭ	[5]	Reserved		0	RO
			[6]	Reserved		0	RO
			[7]	Thermal Shutdown. Same as bit 7 of register 0Bh except this bit stays set as long as over-temperature condition persists		0	RO
			[2:0]	MSCC specific device revision code		4	RO
43	DEVID	8	[4:3]	Reserved –always returns 0	44 (HEX)	0	RO
			[7:5]	MSCC specific identification code		2	RO
44	HPEN	4	[0]	Enables high power features on Port 1. When this bit is cleared high power disabled and registers 46h through 49h have no effect.	High Power Enable register, Read/Write. This register enables high power features controlled by registers 46h through 5Fh. If MODE1 is tied to GND then host	defined by MODE1 and CURRE NT_SE	RW



Address (HEX)	Register Name	Width	Bits	Detailed Description	General/Equation	Reset Value (HEX)	Read / Write				
					computer must write 0Fh to this register after power-up. '0' – High power disable	T pins					
			[1]	Enables high power features on Port 2. When this bit is cleared high power features are disabled and registers 4Bh through 4Eh have no effect.	'1' – High power enable	defined by MODE1 and CURRE NT_SE T pins	RW				
			[2]	Enables high power features on Port 3. When this bit is cleared high power features are disabled and registers 50h through 53h have no effect.		defined by MODE1 and CURRE NT_SE T pins	RW				
			[3]	Enables high power features on Port 4. When this bit is cleared high power features are disabled and registers 55h through 58h have no effect.		defined by MODE1 and CURRE NT_SE T pins	RW				
							[0]	Enables 2-event (ping pong) classification on Port 1. '0' = disables 2-event classification '1' = enables 2-event classification		1/0	RW
46	HPMD1	2	[1]	Enables detection of legacy PDs by using a large cap as the detection signature. When this bit is set, a PD with large common-mode capacitance is reported as valid (code 4 in STATP1 register). '0' = disables large capacitor class '1' = enables large capacitor class <b>No MSCC CAP detection!</b> Note that IC does not comply with IEEE standard while this bit is set since IEEE specifically declares these legacy PDs to be invalid	High Power Modes Port 1 register, Read/Write. This controls the high power modes on Port 1	0	RW				
			[5:0]	Sets cutoff current threshold ( $I_{CUT}$ ) on Port 1. Conversion scale is: 37.5mA/count when bit [6]=0; and 18.75mA/count when bit[6]=1.		14	RW				
47	CUT1	8	[6]	$I_{CUT}$ is doubled when this bit is 0. 0 = $I_{CUT}$ scale is 37.5mA/count 1 = $I_{CUT}$ scale is 18.75mA/count	Port 1 Over-Current Cutoff Level register, Read/Write	1/0	RW				
			[7]	Sets current sense scale on Port 1. Always set this bit to 1.		1/0	RW				
48	LIM1	8	[7:0]	Current limit and fold-back setting for port 1. When 80h -> set I <sub>lim</sub> reference to AF When C0h -> take I <sub>lim</sub> reference from I LIM AT MAX register (9Bh)	Current Limit and Fold-back Control register for Port 1, Read/Write	80/0	RW				
			[0]	Set when 2-event (ping pong) classification has occurred. <b>– port is AT</b>		0	RO				
49	HPSTAT1	2	[1]	When set, this bit indicates MOSFET for this port may have failed. Set according to analog FET temperature sensor. '0' – FET ok '1' – FET bad/overtemp	Status of High Power Features for Port 1, Read Only	0	RO				
4B	HPMD2	2	[0]	Enables 2-event (ping pong) classification on Port 2.	High Power Modes Port 2, Read/Write register. This	1/0	RW				



Address (HEX)	Register Name	Width	Bits	Detailed Description	General/Equation	Reset Value (HEX)	Read / Write
				'0' = disables 2-event classification '1' = enables 2-event classification	register controls high power modes on Port 2		
			[1]	Enables detection of legacy PDs by using a large cap as a detection signature. When this bit is set, a PD with large common- mode capacitance is reported as valid (code 4 in the STATP2 register). '0' = disables large capacitor class '1' -=enables large capacitor class NOT MSCC CAP detection! Note that IC does not comply with IEEE standard while this bit is set since IEEE specifically declares these legacy PDs to be invalid		0	RW
	4C CUT2		[5:0]	Sets cutoff current threshold $(I_{CUT})$ on Port 2. Conversion scale is: 37.5mA/count when bit [6]=0; and 18.75mA/count when bit [6]=1.	Port 2 Over-current Cutoff	14	RW
4C CUT2	8	[6]	$I_{CUT}$ is doubled when this bit is 0. '0' = $I_{CUT}$ scale is 37.5mA/count '1' = $I_{CUT}$ scale is 18.75mA/count	Level register, Read/Write	1/0	RW	
			[7]	Sets current sense scale on Port 2. Always set this bit to 1.		1/0	RW
4D	LIM2	8	[7:0]	Current limit and fold-back setting for port 2. When 80h -> set I <sub>lim</sub> reference to AF When C0h -> take I <sub>lim</sub> reference from I_LIM_AT_MAX register (9Bh)	Current Limit and Fold-back Control register for Port 2, Read/Write	80/0	RW
		HPSTAT2 2	[0]	Set when 2-event (ping pong) classification occurs. <b>Port is AT</b>		0	RO
4E	4E HPSTAT2		2	[1]	When set, this bit indicates MOSFET for this port may have failed. Set according to analog FET temperature sensor. '0' – FET ok '1' – FET bad/overtemp	Status of High Power Features register for Port 2, Read Only	0
			[0] on Port 3. '0' = Disable '1' = Enable	Enables 2-event (ping pong) classification	High Power Modes Port 3 register, Read/Write. This register controls the high power modes on Port 3	1/0	RW
50	50 HPMD3	HPMD3 2	[1]	Enables detection of legacy PDs by using a large cap as a detection signature. When this bit is set, a PD with large common- mode capacitance is reported as valid (code 4 in STATP3 register). '0' = disables large capacitor class '1' =enables large capacitor class <b>No MSCC CAP detection!</b> Note that IC does not comply with IEEE standard while this bit is set since IEEE specifically declares these legacy PDs to be invalid		0	RW
			[5:0]	Sets cutoff current threshold ( $I_{CUT}$ ) on Port 3. Conversion scale is: 37.5mA/count when bit [6]=0; and 18.75mA/count when bit[6]=1.	Port 3 Overcurrent Cutoff	14	RW
51	51 CUT3	8	8 [6]	$I_{CUT}$ is doubled when this bit is 0. '0' = $I_{CUT}$ scale is 37.5mA/count '1' = $I_{CUT}$ scale is 18.75mA/count	Port 3 Overcurrent Cutoff Level register, Read/Write	1/0	RW
			[7]	Sets current sense scale on Port 3. Always set this bit to 1.		1/0	RW
52	LIM3	8	[7:0]	Current limit and fold-back setting for port 3. When 80h -> set I <sub>lim</sub> reference to AF When C0h -> take I <sub>lim</sub> reference from	Current Limit and Fold-back Control register for Port 3, Read/Write	80/0	RW



Address (HEX)	Register Name	Width	Bits	Detailed Description	General/Equation	Reset Value (HEX)	Read / Write				
				I_LIM_AT_MAX register (9Bh)							
			[0]	Set when 2-event (ping pong) classification occurs. <b>Port is AT</b>		0	RO				
53	HPSTAT3	2	[1]	When set, this bit indicates the MOSFET for this port may have failed. Set according to analog FET temperature sensor. '0' – FET ok '1' – FET bad/overtemp	Status of High Power Features register for Port 3, Read Only	0	RO				
		[0]	Enables 2-event (ping pong) classification on Port 4. '0' = Disables 2-event classification '1' = Enables 2-event classification		1/0	RW					
55	HPMD4	2	[1]	Enables detection of legacy PDs by using a large cap as a detection signature. When this bit is set, a PD with large common- mode capacitance is reported as valid (code 4 in STATP4 register). '0' = disable large capacitor class '1' = enable large capacitor class <b>No MSCC CAP detection!</b> Note that IC does not comply with IEEE standard while this bit is set since IEEE specifically declares these legacy PDs to be invalid	High Power Modes register for Port 4, Read/Write. This register controls high power modes on Port 4	0	RW				
			8	8	8	8	[5:0]	Sets cutoff current threshold ( $I_{CUT}$ ) on Port 4. Conversion scale is: 37.5mA/count when bit [6]=0; and 18.75mA/count when bit[6]=1.	Port 4 Overeurrent Cutoff	14	RW
56	CUT4	8					8	8	8	Port 4 ()voreurront ('utott	
			[7]	Sets current sense scale on Port 1. Always set this bit to 1.		1/0	RW				
57	LIM4	8	[7:0]	Current limit and fold-back setting for port 4. When 80h -> set I <sub>lim</sub> reference to AF When C0h -> take I <sub>lim</sub> reference from I_LIM_AT_MAX register (9Bh)	Current Limit and Fold-back Control register for Port 4, Read/Write	80/0	RW				
			[0]	Set when 2-event (ping pong) classification has occurred. Port is AT		0	RO				
58	HPSTAT4	2	[1]	When set, this bit indicates MOSFET for this port may have failed. Set according to analog FET temperature sensor. '0' – FET ok '1' – FET bad/overtemp	Status of High Power Features register for Port 4, Read Only	0	RO				

		All regist	er hencef	orth are relevant to MSCC Extended Auto n	node ONLY	
70	VTEMP	8	[7:0]	Temperature Sensor Data	IC Junction Temperature Measurement register. IC temperature= ((VTEMP*0.96) - 27) deg Celsius If measurement is under - 27deg Celsius reg. is 8'd0 Example: VTEMP=64HEX = 100 DEC Temp = 69 deg C	RO
71	VMAIN_LSB	8	[7:0]	V <sub>main</sub> voltage measurement LSB. Read this byte before VMAIN_MSB.	V <sub>MAIN</sub> Measurements register. Read Only. LSB = 5.835mV	RO



Address (HEX)	Register Name	Width	Bits	Detailed Description	General/Equation	Reset Value (HEX)	Read / Write									
72	VMAIN_MSB	8	[7:0]	V <sub>main</sub> voltage measurement MSB			RO									
			[0]	Port 1 MOSFET over temperature event. MOSFET turned off due to over temperature		0	RO									
			[1]	Port 1 is OFF Due to PM		0	RO									
			[2]	Port 1 passed MSCC cap detection		0	RO									
75	PORT_SR12	8	[3]	Port 1 failed in detection/class/startup	Port1 and Port 2 Status	0	RO									
10		Ŭ	[4]	Port 2 MOSFET over-temperature event. MOSFET turned off due to over temperature	register. Read Only.	0	RO									
			[5]	Port 2 is OFF Due to PM		0	RO									
			[6]	Port 2 passed MSCC cap detection		0	RO									
			[7]	Port 2 failed in detection/class/startup		0	RO									
			[0]	Port 3 MOSFET over temperature event. MOSFET turned off due to over temperature		0	RO									
			[1]	Port 3 is OFF Due to PM		0	RO									
			[2]	Port 3 passed MSCC cap detection		0	RO									
76	PORT_SR34	8	[3]	Port 3 failed in detection/class/startup	Port3 and port 4 status register. Read Only.	0	RO									
10	76 PORT_SR34		[4]	Port 4 MOSFET over temperature event. MOSFET turned off due to over temperature		0	RO									
			[5]	Port 4 is OFF Due to PM		0	RO									
			[6]	Port 4 passed MSCC cap detection		0	RO									
			[7]	Port 4 failed in detection/class/startup		0	RO									
		8 _										[1:0]	Port 1 invalid detection counter - wrap around (cyclic) counter		0	RO
77			[3:2]	Port 2 invalid detection counter	Invalid Detection Counter register. Read Only.	0	RO									
77	INVD_CNT		[5:4]	Port 3 invalid detection counter		0	RO									
			[7:6]	Port 4 invalid detection counter		0	RO									
			[1:0]	Port 1 power denied counter		0	RO									
		8			[3:2]	Port 2 power denied counter	Power Denied Counter	0	RO							
78	PWRD_CNT		[5:4]	Port 3 power denied counter	register. Read Only.	0	RO									
			[7:6]	Port 4 power denied counter		0	RO									
			[1:0]	Port 1 overload event counter		0	RO									
79	OVI ONT	8	[3:2]	Port 2 overload event counter	Overload Event Counter	0	RO									
15	79 OVL_CNT	0	[5:4]	Port 3 overload event counter	register. Read Only.	0	RO									
			[7:6]	Port 4 overload event counter		0	RO									
			[1:0]	Port 1 under-load event counter		0	RO									
7A UDL CNT	8	[3:2]	Port 2 under-load event counter	Under-load Event Counter	0	RO										
		0	[5:4]	Port 3 under-load event counter	register. Read Only.	0	RO									
			[7:6]	Port 4 under-load event counter		0	RO									
			[1:0]	Port 1 short circuit event counter		0	RO									
7B	SC_CNT	8	[3:2]	Port 2 short circuit event counter	Short Circuit Event Counter	0	RO									
			[5:4]	Port 3 short circuit event counter	register. Read Only.	0	RO									
			[7:6]	Port 4 short circuit event counter		0	RO									
7C	CLS_CNT	8	[1:0]	Port 1 class error event counter	Class Error Event Counter register. Read Only.	0	RO									
			[3:2]	Port 2 class error event counter	register. Read Only.	0	RO									



Address (HEX)	Register Name	Width	Bits	Detailed Description	General/Equation	Reset Value (HEX)	Read / Write														
			[5:4]	Port 3 class error event counter		0	RO														
			[7:6]	Port 4 class error event counter		0	RO														
7D	INTR_EN	1	[0]	1=pin "res_cap_int_out" is set to use as INT_OUT output 0=pin "res_cap_int_out" is set to use as RES_CAP input	Interrupt Enable register. Read/Write.	0	RW														
			[0]	MSCC capacitor detection enable for all ports. Default value is Cap pin state. '1' – Resistor detection only '0' – Resistor & legacy detection		Accordi ng to RES_C AP pin	RW														
			[2:1]	Reserved		0	RW														
			[3]	Reserved – Should be set to "1"		1	RW														
			[4]	Set PS_PG pin source or communication '0' – PS_PG state is set only by PS_PG[3:0] pins '1' – PS_PG state is set by communication (see Address 91)		0	RW														
7E	SYS_CFG	8	8	8	8	8	8	8	8	8	8	8	8	8	[5]	Communication protocol select Set according to COMM_MODE pin state (Software Overwrite Pin Level) '1' – I2C (*) '0' – UART (*)	System Configuration register. Read/Write.	defined by COMM_ MODE pin	RW		
							[6]	Pin PS_PG3 pin state overwrite '1' – PS_PG3 pin is '1' (*) '0' – PS_PG3 pin is '0' (*)		defined by PGD3 pin	RW										
				[7]	Set ports startup current limit to AF (IEEE standard compliant) or set startup current limit at startup to high current (not compliant with IEEE standard) '0' – i <sub>lim</sub> AF during startup '1'– i <sub>lim</sub> AT during startup		0	RW													
			SW_CFG 8	SW_CFG       8       [0]       or calculate it according to TFF         [1]       '0' - Set I <sub>out</sub> according to TFF       '1' - Set I <sub>out</sub> to max according         [1]       '0' - Set I <sub>out</sub> to max according to resting to rest	8	8	[0]	Define whether to set I <sub>cut</sub> level to maximum or calculate it according to TPPL (registers		1	RW										
							8	8	8	8	8	8	8	8			[1]	<ul> <li>'0' – Static (according to class or PPL)</li> <li>'1' – Dynamic (according to real port consumption)</li> </ul>		1	RW
7F	SW_CFG														[2]	In Auto mode and Semi-Auto mode reset value is 1. In MSCC Extended Auto mode reset value	IC Port Behavior Configuration register. Read/Write.	defined by operatio n mode	RW		
		[3			When port is set to be high power enable class 123 as high power. In Auto mode and Semi-Auto mode reset value is 1. In MSCC Extended Auto mode reset value		defined by operatio n mode	RW													



Address (HEX)	Register Name	Width	Bits	Detailed Description	General/Equation	Reset Value (HEX)	Read / Write														
			[4]	Class error configuration bit. If the result of the second class event is not equal to the first event then fail the detection or set is as valid detection. '0' – Two different results are invalid '1' – Two different results are valid		0	RW														
			[6:5]	If class current is higher than class 4 limit set class result as either error, class0 or class4. 00/11 – Set class as error 10 – Set high current class as class 0 01 – Set high current class as class 4		0	RW RW														
			[7]	When startup power is not enough for current port, check whether the following ports can be started up or mark them all as PM '0' – Don't try to start the following ports '1' – Check whether startup power is enough for lower priority ports		1	RW														
			[1:0]	Port 1 priority 0 – High priority 1 – Medium priority 2 – Low priority		2	RW														
80	PRIO_CR	8	8	8	8	8	8	8	8	8	8	8	8	8	8	8	[3:2]	Port 2 priority 0 – High priority 1 – Medium priority 2 – Low priority	Port Priority register. Read/Write. Port priority will determine ports disconnection order in case	2	RW
				[5:4]	Port 3 priority 0 – High priority 1 – Medium priority 2 – Low priority.	of a PM event. Ports with same priority will disconnect according to position order.	2	RW													
			[7:6]	Port 4 priority 0 – High priority 1 – Medium priority 2 – Low priority		2	RW														
81	PWR_CR1	6	[5:0]	Port 1 Power Allocation Limit (PPL). Reset value set according to CURRENT SET pin DVDD – 44W Open – 36W GND – 20W	Port 1 Power Allocation Limit register for PM Mechanism. Read/Write. A port that exceeds this power level when power budget is limited will be disconnected due to power management. LSB = 1W	defined by CURRE NT_SE T pin	RW														
82	PWR_CR2	6	[5:0]	Port 2 Power Allocation Limit (PPL). Reset value set according to CURRENT SET pin DVDD – 44W Open – 36W GND – 20W	Port 2 Power Allocation Limit register for the PM Mechanism. Read/Write. A port that exceeds this power level when power budget is limited will be disconnected due to power management. LSB = 1W	defined by CURRE NT_SE T pin	RW														
83	PWR_CR3	6	[5:0]	Port 3 Power Allocation Limit (PPL). Reset value set according to CURRENT SET pin DVDD – 44W Open – 36W GND – 20W	Port 3 Power Allocation Limit register for the PM Mechanism. Read/Write. A port that exceeds this power level when power budget is limited will be disconnected due to power management. LSB = 1W	defined by CURRE NT_SE T pin	RW														
84	PWR_CR4	6	[5:0]	Port 4 Power Allocation Limit (PPL). Reset value set according to CURRENT SET pin DVDD – 44W Open – 36W GND – 20W	Port 4 Power Allocation Limit register for the PM Mechanism. Read/Write. A port that exceeds this power level when power budget is	defined by CURRE NT_SE T pin	RW														



Address (HEX)	Register Name	Width	Bits	Detailed Description	General/Equation	Reset Value (HEX)	Read / Write
					limited will be disconnected due to power management. LSB = 1W		
85	TMP_PWR_CR1	6	[5:0]	Port 1 Temporary Port Power Allocation Limit (TPPL - for layer 2 LLDP support)	Port 1 Temporary Port Power Allocation Limit register for Layer 2 Classification Support. Read/Write. These registers can be used by an external CPU (host) for setting port power allocation for Power Management Mechanism. A port that exceeds this power level when power budget is limited might be disconnected due to power management. LSB = 1W	0	RW
86	TMP_PWR_CR2	6	[5:0]	Port 2 Temporary Port Power Allocation Limit (TPPL - for layer 2 LLDP support)	Port 2 Temporary Port Power Allocation Limit register for Layer 2 Classification Support. Read/Write. These registers can be used by an external CPU (host) for setting port power allocation for Power Management Mechanism. A port that exceeds this power level when power budget is limited might be disconnected due to power management. LSB = 1W	0	RW
87	TMP_PWR_CR3	6	[5:0]	Port 3 Temporary Port Power Allocation Limit (TPPL - for layer 2 LLDP support)	Port 3 Temporary Port Power Allocation Limit register for Layer 2 Classification Support. Read/Write. These registers can be used by an external CPU (host) for setting port power allocation for Power Management Mechanism. A port that exceeds this power level when power budget is limited might be disconnected due to power management. LSB = 1W	0	RW
88	TMP_PWR_CR4	6	[5:0]	Port 4 Temporary Port Power Allocation Limit (TPPL - for layer 2 LLDP support)	Port 4 Temporary Port Power Allocation Limit register for Layer 2 Classification Support. Read/Write. These registers can be used by an external CPU (host) for setting port power allocation for Power Management Mechanism. A port that exceeds this power level when power budget is limited might be disconnected due to power management.	0	RW



Address (HEX)	Register Name	Width	Bits	Detailed Description	General/Equation	Reset Value (HEX)	Read / Write
					LSB = 1W		
89	PWR_BNK0	8	[7:0]	System power budget for state 0 of PGD[2:0] lines. Reset value set according to CURRENT_SET pin: DVDD – 176W Open – 144W GND – 144W	Power Bank 0 Set register Read/Write. LSB = 1W Register Value = B0 (HEX) for 176w 90 (HEX) for 144w	defined by CURRE NT_SE T pin	RW
8A	PWR_BNK1	8	[7:0]	System power budget for state 1 of PGD[2:0] lines. Power budget for bank 1	Power Bank 1 Set register Read/Write. LSB = 1W	8C	RW
8B	PWR_BNK2	8	[7:0]	System power budget for state 2 of PGD[2:0] lines. Power budget for bank 2	Power Bank 2 Set register Read/Write. LSB = 1W	88	RW
8C	PWR_BNK3	8	[7:0]	System power budget for state 3 of PGD[2:0] lines Power budget for bank 3	Power Bank 3 Set register Read/Write. LSB = 1W	84	RW
8D	PWR_BNK4	8	[7:0]	System power budget for state 4 of PGD[2:0] lines Power budget for bank 4	Power Bank 4 Set register Read/Write. LSB = 1W	80	RW
8E	PWR_BNK5	8	[7:0]	System power budget for state 5 of PGD[2:0] lines Power budget for bank 5	Power Bank 5 Set register Read/Write. LSB = 1W	7C	RW
8F	PWR_BNK6	8	[7:0]	System power budget for state 6 of PGD[2:0] lines Power budget for bank 6	Power Bank 6 Set register Read/Write. LSB = 1W	78	RW
90	PWR_BNK7	8	[7:0]	System power budget for state 7 of PGD[2:0] lines power budget for bank 7	Power Bank 7 Set register Read/Write. LSB = 1W	74	RW
			[2:0]	Power Good actual status - according to communication or PS_PG pins status.	Power Good Status register. Read/Write.	0	RW
91	PWRGD	7	[6:3]	Power Supply Power Good pins 0 to3 status	Power Supply Power Good Pins Status register. Read Only	PS_PG [3:0]	RO
92	PORT1_CONS	6	[5:0]	Port 1 power consumption calculation Calculated according to $I_{\text{port}} * V_{\text{port}}$	Port 1 Real Power Consumption register. Read Only. LSB = 1W	0	RO
93	PORT2_CONS	6	[5:0]	Port 2 power consumption calculation Calculated based on I <sub>port</sub> * V <sub>port</sub>	Port 2 Real Power Consumption register. Read Only. LSB = 1W	0	RO
94	PORT3_CONS	6	[5:0]	Port 3 power consumption calculation Calculated according to I <sub>port</sub> * V <sub>port</sub>	Port 3 Real Power Consumption register. Read Only. LSB = 1W	0	RO
95	PORT4_CONS	6	[5:0]	Port 4 power consumption calculation Calculated according to I <sub>port</sub> * V <sub>port</sub>	Port 4 Real Power Consumption register. Read Only. LSB = 1W	0	RO
96	TOTAL_PWR_CONS	8	[7:0]	IC ports total power consumption	Ports Total Power Consumption register. Read Only. LSB = 1W	0	RO
97	TOTAL_PWR_CALC	8	[7:0]	Total calculated ports power – according to TPPL sum	Ports Total Power Calculation based on TPPL Register. Read Only. LSB = 1W	0	RO
98	CHIP_PWR_REQ	8	[7:0]	Total power requested – sum of power requested from ports after detection and before startup	IC Power Request register for External Power Management. Read Only. LSB = 1W	0	RO



Company Confidential

Address (HEX)	Register Name	Width	Bits	Detailed Description	General/Equation	Reset Value (HEX)	Read / Write
99	ICUT_AT_MAX_LSB	8	[7:0]	Sets maximum cutoff current threshold (I <sub>CUT</sub> ) together with ICUT_AT_MAX_MSB register (9Ah) Reset value is set by CURRENT_SET pin. 'GND' – 375mA 'Open' – 643mA. DVDD-771mA.	I <sub>CUT</sub> Maximum Current Setting register. Read/Write. LSB = 122.07μA	defined by CURRE NT_SE T pin	RW
9A	ICUT_AT_MAX_MSB	8	[7:0]	Sets maximum cutoff current threshold (I <sub>CUT</sub> ).together with ICUT_AT_MAX_LSB register (99h) Reset value is set by CURRENT_SET pin. 'GND' – 375mA 'Open' – 643mA. DVDD – 771mA.	I <sub>CUT</sub> Maximum Current Setting register. Read/Write. LSB = 122.07μA	defined by CURRE NT_SE T pin	RW
9F	POE_MAX_LED_GB	6	[5:0]	If (budget - consumption) < POE_MAX_LED_GB led will turn on LED OFF – consumption is below guard band LED ON - consumption is below budget and above guard band LED BLINK – consumption is above the budget	POE_MAX LED Guard Band Setting register. Read/Write. LSB = 1W	0F	RW
СВ	VMAIN_LOW_TH_LSB	8	[7:0]	Sets V <sub>MAIN</sub> low threshold together with VMAIN_LOW_TH_MSB register (CCh) Reset value is 40V.	V <sub>MAIN</sub> Low Threshold Setting register. Read/Write LSB = 0.186V	D7	RW
СС	VMAIN_LOW_TH_MSB	3	[2:0]	Sets V <sub>MAIN</sub> low threshold together with VMAIN_LOW_TH_LSB register (CBh) Reset value is 40V.	V <sub>MAIN</sub> Low Threshold Setting register. Read/Write LSB = 0.186V	0	RW

# (\*) Writing to this Bit Overwrites Hardware Pin Pre-Settings

#### R/W ACCESS KEY:

COR Clear on Read. Register clears when read. Writing to these registers has no effect.

- R/W Read/Write. Register can be read or write
- RO Read Only. Register can be read only. Writing to these registers has no effect.
- SO Set Only. Writing "1" set the bit, Writing "0" bit is unchanged (Data read from these registers is meaningless)

In the RESET state column, reset state for the STATPIN register (11h) is 00WXYZ00 where:

W=the state of the ADDR3 pin;

X=the state of the ADDR2 pin;

YZ=00 for ports A-D; YZ=01 for ports E-H;

YZ=10 for ports I-L; YZ=11 for ports M-P.

The following Registers are designed to be Set by External EPROM upon Power Up Sequence:

Address 44, 46, 4B, 50, 55, 6F, 7D, 7E, 7F, 80 to 90, 99 to 9F,



The information contained in the document (unless it is publicly available on the Web without access restrictions) is PROPRIETARY AND CONFIDENTIAL information of Microsemi and cannot be copied, published, uploaded, posted, transmitted, distributed or disclosed or used without the express duly signed written consent of Microsemi. If the recipient of this document has entered into a disclosure agreement with Microsemi, then the terms of such Agreement will also apply. This document and the information contained herein may not be modified, by any person other than authorized personnel of Microsemi. No license under any patent, copyright, trade secret or other intellectual property right is granted to or conferred upon you by disclosure or delivery of the information, either expressly, by implication, inducement, estoppels or otherwise. Any license under such intellectual property rights must be approved by Microsemi in writing signed by an officer of Microsemi.

Microsemi reserves the right to change the configuration, functionality and performance of its products at anytime without any notice. This product has been subject to limited testing and should not be used in conjunction with life-support or other mission-critical equipment or applications. Microsemi assumes no liability whatsoever, and Microsemi disclaims any express or implied warranty, relating to sale and/or use of Microsemi products including liability or warranties relating to fitness for a particular purpose, merchantability, or infringement of any patent, copyright or other intellectual property right. Any performance specifications believed to be reliable but are not verified and customer or user must conduct and complete all performance and other testing of this product as well as any user or customers final application. User or customer shall not rely on any data and performance specifications or parameters provided by Microsemi. It is the customer's and user's responsibility to independently determine suitability of any Microsemi product and to test and verify the same. The information contained herein is provided "AS IS, WHERE IS" and with all faults, and the entire risk associated with such information is entirely with the User. Microsemi specifically disclaims any liability of any kind including for consequential, incidental and punitive damages as well as lost profit. The product is subject to other terms and conditions which can be located on the web at <u>http://www.microsemi.com/legal/tnc.asp</u>

#### **Revision History**

Revision Level / Date	Description
0.1 / Nov. 2010	Initial Release
0.2 / Dec. 2010	Update registers description
0.3 / Jan. 2011	Update
0.4 / Dec. 2011	Adding Registers Description per Customer Care Requests
0.5 / Dec. 2011	Change Power Supply Power Good Pins Names

© 2011 Microsemi Corp.

All rights reserved.

For support contact: sales\_AMSG@microsemi.com

Visit our web site at: www.microsemi.com

Cat. No. PD69104B-Gen\_Reg\_Map