

Table of Contents

Purpose	
Using 9x9 Multiplier Mode	
Wide-Multiplier	
Extended Addition	
Conclusion	
Appendix A - Design Files	

Purpose

This application note highlights the design guidelines and different implementation methods to achieve better performance results while implementing wide-multipliers, 9-bit×9-bit multiplications, and extended addition with the IGLOO2/SmartFusion2 mathblock (MACC). The 9-bit×9-bit multiplications, wide-multiplier, and extended addition are ideal for applications with high-performance and computationally intensive signal processing operations. Some of them are finite impulse response (FIR) filtering, fast fourier transforms (FETs), and digital up/down conversion. These functions are widely used in video processing, 2D/3D image processing, wireless, industrial applications, and other digital signal processing (DSP) applications.

Introduction

The IGLOO2/SmartFusion2 mathblock architecture has been optimized to implement various common DSP functions with maximum performance and minimum logic resource utilization. The dedicated routing region around the mathblock and the feedback paths provided in each mathblock result in routing improvements. The IGLOO2/SmartFusion2 mathblock has a variety of features for fast and easy implementation of many basic math functions. The high speed multiplier (9x9, 18x18), adder/subtractor, and accumulator in mathblock delivers high speed math functions. For more information on IGLOO2/SmartFusion2 mathblock, refer to *IGLOO2 FPGA Fabric User's Guide/SmartFusion2 FPGA Fabric User's Guide* and for usage refer to the *Inferring Microsemi SmartFusion2 MACC Blocks* document.

This application note explains the design considerations and different methods for implementing the following:

- Using 9x9 Multiplier Mode
- Wide-Multiplier
- Extended Addition



Using 9x9 Multiplier Mode

Overview

The 9-bitx9-bit multipliers are extensively used in low precision video processing applications. In video applications, the color conversion formats such as YUV to RGB, RGB to YUV, and RGB to YCbCr, NTSC, PAL etc., 9-bitx9-bit multipliers are used. In image processing, the operations involving 8-bit RGB such as 3x3, 5x5, 7x7 matrix multiplications, image enhancement techniques, scaling, resizing etc., 9-bitx9-bit multipliers are used. The IGLOO2/SmartFusion2 device addresses these applications by using mathblock in DOTP mode.

The following sections explain the DOTP configurations and capabilities, guidelines, different implementation methods with design examples, and their performance and simulation results.

The mathblock when configured in DOTP mode has two independent 9-bit x 9-bit multipliers followed by adder. The sum of the dual independent 9x9 multiplier (DOTP) result is stored in upper 35 bits of 44-bit register. In DOTP mode, mathblock implements the following equation:

Multiplier result = (A[8:0] x B[17:9] + A 17:9] x B[8:0]) x 2⁹

EQ 1

Configuration

The IGLOO2/SmartFusion2 mathblock in DOTP mode can be used in three different configurations. These configurations are available in Libero[®] System-on-Chip (SoC) tool, **Catalog > Arithmetic** as given below:

- Multiplier
- Multiplier accumulator
- Multiplier addsub

The DOTP multiplier is implemented as shown in Figure 3 on page 3. The dot product multiplier adder with the IGLOO2/SmartFusion2 mathblock is shown in Figure 1. The dot product multiplier accumulator with mathblock is shown in Figure 2 on page 3. For more information on the arithmetic cores, refer to the IGLOO2/SmartFusion2 Hard Multiplier AddSub Configuration User's Guide, IGLOO2/SmartFusion2 Hard Multiplier AddSub Configuration User's Guide, IGLOO2/SmartFusion2 Hard Multiplier Configuration User's Guide, and IGLOO2/SmartFusion2 Hard Multiplier Configuration User's Guide.





Figure 1 • Dot Product Multiplier Adder







Math Functions with DOTP

When DOTP is enabled, several mathematical functions can be implemented. Some of them are listed in Table 1.

Single Mathblock (DOTP Enabled)

Table 1 • Math Functions with DOTP

S.No	Conditions	Implemented Equations						
1	P = A[8:0] = B[17:9]; M = A[17:9]; N = B[8:0]	$Y = P^2 + M x N$						
2	P = A[8:0] = B[17:9]; Q = A[17:9] = B[8:0]	$Y = P^2 + Q^2$						
3	A[8:0] = B[17:9] = 1; B = A[17:9]; Q = B[8:0]	$Y = 1 + Q^2$						
4	A[8:0] = B[17:9] = 1; P = A[17:9]; Q = B[8:0]	Y = 1 + PxQ						
5	P = A[8:0] = A[17:9]; Q = B[17:9] = B[8:0]	Y = PxQ + PxQ = 2xPxQ						

In this way several 9-bit mathematical functions can be implemented using Dot product mode with a single mathblock.

Guidelines

When designing with DOTP multiplier, the following recommendations should be used to achieve better performance:

- To perform Y = A×B + C×D equation, instantiate Arithmetic IP cores with DOTP enabled for 9×9 multiplications. This avoids inferring two 18×18 multipliers.
- Register the inputs and outputs, when using Arithmetic IP cores (Mathblock).
- The registered inputs and outputs should use the same clock.
- Use the cascaded feature to connect the multiple mathblocks. This is achieved by connecting the cascade output (CDOUT) of one MACC block to the cascade input (CDIN) of another mathblock.

For more information on VHDL/Verilog coding styles for inferring mathblocks, refer to the *Inferring Microsemi SmartFusion2 MACC Blocks*.

Design Examples

This section illustrates the 9x9 Multiplier mode usage with the following design examples:

- Example 1: 6-tap FIR Filter Using Multiple Mathblocks
- Example 2: 6-tap FIR Filter Using Single Mathblock
- Example 3: Alpha Blending

Example 1: 6-tap FIR Filter Using Multiple Mathblocks

This design example (Figure 4 on page 5) shows the 6-tap FIR filter (systolic FIR filter) implementation with multiple mathblocks and also shows the performance results of the implementation.

Design Description

The 6-tap FIR filter design with multiple mathblocks as shown in Figure 4 on page 5 is a systolic architecture implementation. This architecture utilizes a single IGLOO2/SmartFusion2 mathblock to perform two independent 9x9 multiplications followed by an addition, instead of using two mathblocks that have a single multiplication unit. With this architecture implementation, only three mathblocks are required to design a 6-tap FIR filter. The 6-tap FIR design uses cascaded chains (CDOUT to CDIN) for propagating the sum to achieve best performance and thus reducing fabric resources. In this implementation technique, the mathblock is configured as Dot product multiplier Adder. Eight Pipeline registers are added in fabric only at the input.

When designing n-tap systolic FIR filters with IGLOO2/SmartFusion2 mathblock for 9-bit input data and 9-bit coefficient, only n/2 mathblocks are utilized, saving n/2 mathblock resources.






Figure 4 • 6-tap Systolic FIR Filter

In this design, the FIR filter generates outputs for every clock cycle after an initial latency of 10 clock cycles.

Total initial latency = 8 clock cycles for 6 input samples + 2 clock cycles (MACC block input and output are registered).

= 10 clock cycles

Design Files

3

For information on the implementation of the 6-tap FIR filter design, refer to the FIR_6_tap.vhd design file provided in <Design files 'FIR_6_TAP>.



Hardware Configuration

For 6-tap systolic FIR filter, mathblock is configured as Dot product multiplier adder with inputs and outputs registered as shown in Figure 5.

Normal	Ot Product	
Multiplier Functions		
Function M	ultipier with Adder	
A0 and A1 Inputs		
Use A0 Constant	Use A1 Constant	
A0 Constant value (Hex) 0x1	A1 Constant value (Hex) 0x1	
A0 Width 9	A1 Width	
Register Ports A0	Register Ports A1	
B0 and B1 Inputs		
B0 Width 9	B1 Width 9	
Register Ports B0 🔽	Register Ports 81	
Input Port C to Adder		
Use Constant 🔽	Constant value (Hex) 0x0	
Width 35	Carry In	
Register Port		
Input Port D to Adder		
	DIV form previous math block 🔻	
Input Port ARSHET17		
Right shift of cascade input	t Register Port	
Tanyt Port CUP	III	•

Figure 5 • Dot Product Multiplier Adder for 6-tap Systolic FIR

Synthesis and Place-and-Route Results

Figure 6 on page 7 shows the 6-tap systolic FIR filter resource utilization that uses multiple mathblocks.



Resource Utilization

Figure
Figure

Figure 7 • Place-and-Route Results for 6-tap Systolic FIR Filter

Simulation Results

Figure 8 shows the post synthesis simulation results. The coefficient values (c0-c5) are configured in design as C0 = 5, C1 = 3, C2 = 7, C3 = -4, C4 = 1, C5 = -2. The simulation results show that the 6-tap FIR filter outputs on every clock cycle. It has an initial latency of 10 clock cycles.




Figure 8 • 6-tap FIR Filter Post Synthesis Simulation



Example 2: 6-tap FIR Filter Using Single Mathblock

This design example (Figure 9) shows the 6-tap FIR filter implementation with single-mathblock (MAC FIR filter) and also shows the performance result of the implementations.

Design Description

The 6-tap FIR filter can also be implemented with a single mathblock as shown in Figure 9. This design uses coefficient memory where coefficients are stored and input memory that stores input samples. The control logic reads two consecutive coefficients from the coefficient memory and two consecutive input samples from the input memory and provides it to mathblock. Due to dual independent 9-bitx9-bit multipliers, the filter result is calculated in four clock cycles instead of six clock cycles that has a single multiplier and accumulator.

If a single multiplier and accumulator is used for sum of the products, the number of cycles taken for result is same as the number of coefficients or number of taps used in filter design. With this relationship, the performance of a single multiplier and accumulator is given as follows:

Maximum input sample rate = System Clock / (Number of taps + 1)

With IGLOO2/SmartFusion2 mathblock i.e., for two products followed accumulator, the sample rate

= Clock /($(1/2 \times \text{number of taps})+1$)






Figure 9 6-tap FIR Filter With Single Mathblock

Design Files

For information on the implementation of the 6-tap FIR filter design, refer to the MAC_FIR_6_tap.vhd design file provided in <Design files' FIR_6_TAP_singleMACC>.



Hardware Configuration

In this implementation, the mathblock used is Dot product multiplier accumulator as shown in Figure 10.

Normal	O Dot Product
Multiplier Functions	
Function	Multiplier Accumulator (Adder)
A0 and A1 Inputs	
Use A0 Constant	Use A1 Constant
A0 Constant value (Hex) 0x1	A1 Constant value (Hex) 0x1
A0 Width 9	A1 Width 9
Register Port A0	Register Port A1
B0 and B1 Inputs	
B0 Width 9	B1 Width 9
Register Port B0 📝	Register Port B1 🔽
Input Port C to Adder	
Use Constant	Constant value (Hex) 0x0
Width 35	Carry In 🗌
Register Port	
Input Port ARSHFT17	
Right shift of feedback	input Register Port

Figure 10 • Dot Product Multiplier Accumulator

Synthesis and Place-and-Route Results

Figure 11 shows the resource utilization results for the 6-tap FIR filter with a single mathblock.



Resource Utilization

	Resource Usage Report for MAC_FIR_6_TAP
	Mapping to part: m2g1050tfbga896std Cell usage:
	CLKINT 2 uses
	RAM64x18 2 uses
	CFG1 3 uses
	CFG2 13 uses
	CFG3 12 uses
	CFG4 23 uses
	• • • • • • • • • • • • • • • • • • •
	Sequential Cells: SLE 94 uses
	Registers not packed on I/O Pads: 94
	DSP Blocks: 1
	MACC: 1 Mult
	I/O ports: 49
	I/O primitives: 49
	INBUF 13 uses
	OUTBUF 36 uses
	Global Clock Buffers: 2
	Total LUTs: 51
Figure 11 • Resource Utilization Resu	ults for a Single MAC FIR
Place-and-Route Result	's
The frequency of opera Figure 12.	tion achieved with this implementation after place-and-route is shown in

Summary

Clock Domain	Period (ns)	Frequency (MHz)	Required Period (ns)	Required (MHz)	Frequ	lency	External Setup (ns)	External Hold (ns)	Min Clock-To-Out (ns)	Max Clock-To-Out (ns)			
clk	3.951	253.100	4.000	250.000			0.091	2.575	6.737	14.346			

Figure 12 • Place-and-Route Results for Single MAC FIR

Example 3: Alpha Blending

The following example shows the implementation of Alpha blending used in image processing as shown in Figure 13 on page 11. Alpha blending is the process of combining a translucent foreground color with a background color, thereby producing a new blended color.

Design Description

The Alpha blending for each R_{new}, G_{new}, B_{new} as shown in Figure 13 on page 11 is implemented using the following equations:

EQ 2


EQ 3

B_{new} = (1-alpha) x B0 [7:0] + alpha x B1[7:0]

EQ 4



This implementation uses three mathblocks to output R', G', B' values simultaneously for blended image. Each mathblock is configured as dot product multiplier for performing 9-bit x 9-bit multiplications.





Hardware Configuration

For Alpha blending, mathblock is configured as Dot product multiplier with inputs and outputs registered.

Synthesis and Place-and-Route Results

Figure 14 shows the Alpha blending resource utilization using three mathblocks.

Note: The results shown are specific for IGLOO2 device. Similar results can be achieved using SmartFusion2 device. Refer to SmartFusion2 design files for more information.

Resource Utilization




Figure 14 • Place-and-Route Results for Alpha Blending



Place-and-Route Results

The frequency of operation achieved with this implementation after place-and-route is shown in Figure 15.


Summary

Clock	Period	Frequency	Required Period	Required Frequency	External Setup	External Hold	Min Clock-To-Out	Max Clock-To-Out
Domain	(ns)	(MHz)	(ns)	(MHz)	(ns)	(ns)	(ns)	(ns)
clk	2.929	341.413	2.857	350.018	-2.276	2.557	6.255	

Figure 15 • Place-and-Route Results for Alpha Blending

Wide-Multiplier

Overview



To implement DSP functions that require high precision, the IGLOO2/SmartFusion2 device offers implementing wide-multipliers (that is, operands width more than 18x18) with the IGLOO2/SmartFusion2 mathblock. The wide-multipliers are implemented by cascading multiple IGLOO2/SmartFusion2 mathblocks using CDOUT and CDIN to propagate the result and to achieve the best performance results.

This section describes wide-multiplier guidelines and different implementation methods with design example to achieve the best performance results.

Configuration

When implementing the wide-multipliers, the IGLOO2/SmartFusion2 mathblock is configured in Normal mode to function as normal multiplier (18×18), normal multiplier accumulator, and normal multiplier addsub.

Guidelines

Following are some of the important recommendations for implementing wide-multiplier to achieve the best results.

The inputs and output are registered with the same clock.

Add pipeline stages in RTL, so that the synthesis tool can automatically infer registers of mathblock or register the inputs and outputs of mathblock, if arithmetic cores (Mathblock) are used.

CDOUT of one mathblock is connected to the CDIN of another mathblock.

Design Examples

This section shows the wide-multiplier with the following design examples:

- Multiplier 32×32 implementation using multiple mathblock
- Multiplier 32×32 implementation using single mathblock

The following section explains the 32×32 multiplier implementation with multiple mathblocks and with single mathblock. It also shows the performance results for both the implementations.



Example1: Multiplier 32×32 Implementation Using Multiple Mathblocks

The following section explains the 32×32 multiplier implementation with multiple mathblocks and shows the performance results.

Design Description

The 32x32 multiplier is implemented using the following algorithm:

$$A = (AH \times 2^{17}) + AL;$$

$$B = (BH \times 2^{17}) + BL;$$

$$A \times B = (AH \times 2^{17} + AL) \times (BH \times 2^{17} + BL)$$

$$= ((AH \times BH) \times 2^{34}) + ((AH \times BL + AL \times BH) \times 2^{17}) + AL \times BL$$

The 32×32 multiplier is implemented efficiently using four mathblocks without using fabric resources to produce 64-bit result as shown in Figure 16 and Figure 17 on page 14. To achieve best performance results, mathblock input and output registers are to be used.




Figure 16 • 32x32 Multiplication






Figure 17 • Implementation of 32x32 Multiplier

When implementing using HDL, to infer mathblock input and output registers by synthesis tool, pipeline stages are added at output and input to achieve maximum throughput. In this design two pipeline stages are added at input and output. Refer to design files for information on implementation of 32x32 multiplier.

Design Files

For information on the implementation of the multiplier 32×32 design, refer to the Mult32×32_multipleMACC.vhd design file provided in <Design files -> Mult32×32_multipleMACC>.

Hardware Configuration

For 32×32 multiplier using single mathblock, mathblock is configured to function as normal multiplier, normal multiplier addsub with ARSHFT enabled, inputs and outputs registered.

Normal Multiplier Accumulator --> Pn = Pn-1 + CARRYIN + C +/- A0×B0

Normal Multiplier Addsub -> Pn = D + CARRYIN + C +/- A0×B0 (if ARSHFT is disabled)

Normal Multiplier \rightarrow P = A0×B0

Synthesis and Place-and-Route Results

Figure 18 on page 15 shows the 32x32 multiplier resource utilization when using multiple mathblocks.



Resource Utilization

```
Resource Usage Report for Mult32x32 multipleMACC
Mapping to part: m2g1050tfbga896std
Cell usage:
CLKINT
                2 uses
Sequential Cells:
SLE
               146 uses
Registers not packed on I/O Pads:
                                        146
DSP Blocks:
               4
MACC:
               1 Mult
MACC:
               3 MultAdds
I/O ports: 130
I/O primitives: 130
INBUF
               66 uses
OUTBUF
               64 uses
Global Clock Buffers: 2
Total LUTs:
               0
```

Figure 18 • Resource Utilization for Multiple Mathblocks

Place-and-Route Results

The frequency of operation achieved with this implementation after place-and-route is shown in Figure 19.

Summary

	Clock Domain	Period (ns)	Frequency (MHz)	Required Period (ns)	Required (MHz)	Fred	uen	сy	External Setup (ns)	External Hold (ns)	Min Clock-To-Out (ns)	Max Clock-To-Out (ns)
	clk	2.780	359.712	2.857	350.018				4.450	1.411	5.887	13.332

Figure 19 • Place-and-Route Results for 32×32 With Multiple Mathblock

Example 2: 32×32 Multiplier Implementation Using Single Mathblock

The following section explains the 32×32 multiplier implementation with single mathblocks and also shows the performance results.

Design Description

The 32×32 multiplier is implemented using same algorithm as shown in "Example 1: 6-tap FIR Filter Using Multiple Mathplocks" section on page 4.

 $A \times B = ((AH \times BH) \times 2^{34}) + ((AH \times BL + AL \times BH) \times 2^{17}) + AL \times BL$

= $((AH \times BH) \times 2^{34}) + (AH \times BL \times 2^{17}) + (AL \times BH \times 2^{17}) + AL \times BL$

In this implementation, the four multiplications are computed using a single mathblock in sequential manner. The control finite-state machine (FSM) in the design provides the inputs to the mathblock sequentially in four successive states as shown in Figure 20 on page 16 and appropriately enables the shift operation in the corresponding state. The mathblock used in this design is configured as normal multiplier accumulator Arithmetic IP core. Refer to the *Hard Multiplier accumulator User's Guide* for configuration.

The time taken to generate output = 4 clock cycles for providing inputs

- + 2 clock cycles as the inputs and output is registered
- + 2 clock cycles by mathblock at input and output.
- = 8 clock cycles






Figure 20 • Multiplier 32×32 with One MACC Block

Design Files

For more information on the implementation of the multiplier 32x32 design, refer to the Mult32x32.vhd design file provided in <Design files'Mult32x32>.

Hardware Configuration

For 32×32 multiplier using single matholock, matholock is configured as to function as normal multiplier accumulator with inputs and outputs registered.

Synthesis and Place-and-Route results

Figure 21 shows the 32×32 multiplier resource utilization when using a single mathblock.

Note: The results shown are specific for IGLOO2 device. Similar results can be achieved using SmartFusion2 device. Refer to SmartFusion2 design files for more information.

Resource Utilization




Figure 21 • Resource Utilization for a Single Mathblock



Place-and-Route Results

The frequency of operation achieved with this implementation after place-and-route is shown in Figure 22.

Summary

Clock Domain	Period (ns)	(MHz) (ns) (MHz)			External Setup (ns)	External Hold (ns)	Min Clock-To-Out (ns)	Max Clock-To-Out (ns)
clk	2.842	351.865	3.333	300.030	-0.062	2.246	6.546	15.103

Figure 22 • Place-and-Route Results for 32×32 Multiplier with Single Mathblock

Simulation Results

Figure 23 shows the post synthesis simulation results. The simulation result shows that the multiplier outputs on 8 clock cycles after input is provided.



Figure 23 • Multiplier 32×32 Post Synthesis Simulation Results





Extended Addition

Overview

Mathblock has a 3-input adder and supports accumulation up to 44 bits. In some applications, such as floating point multiplication, complex-FFT and filters, high precision data has to be maintained at every stage. These DSP functions require more than 44-bit addition (extended addition) which can be realized using the IGLOO2/SmartFusion2 mathblock (3-input adder) and fabric logic. The extended addition is implemented by dividing the addition into two parts. The lower part (LSB) of addition is implemented using IGLOO2/SmartFusion2 mathblock and upper part (MSB) of addition is implemented with minimal fabric adder logic.

For a 2-input addition, the inputs can be from any one of the following:

- 1. CDIN and C input
- 2. Multiplier output and CDIN
- 3. Multiplier output and C input

For a 3-input addition, the inputs are from multiplier output, CDIN, and C-input. To perform arithmetic additions, the IGLOO2/SmartFusion2 mathblock provides Carryin input and Carryout signal for propagating the carry from one mathblock to another mathblock or from mathblock to fabric logic.

Configuration

When implementing the extended addition, the IGLOO2/SmartFusion2 mathblock is configured in Normal mode to function as normal multiplier addsub.

Guidelines

- Mathblock should be configured to function as multiplier adder/subtractor to perform 2-input extended signed addition.
- Add Pipeline stages in RTL, so that the synthesis tool can automatically infer registers of mathblock or register the inputs and outputs of mathblock, if arithmetic cores (Mathblock) are used.
- Make sure the CDOUT of one MACC block is connected to the CDIN of another MACC block.

Design Examples

This section shows the extended addition with the following design examples:

- 2-input extended signed addition
- 3-input extended signed addition

Example 1: 2-input Signed Extended Addition


The following section shows a 2-input extended signed addition—if one operand is more than 44-bit wide. In this section, it is also shown that the 2-input extended signed addition implementation logic with fabric resources are implemented with the multiplier adder.



Design Description

2-Input Addition

For computing 2-input extended signed addition Z = U + V, with one operand width more than the mathblock output width 44, the following logic should be implemented in fabric as shown in Figure 24.








Figure 25 • Fabric Logic for 2-input Extended Addition

Design Files

For information on the implementation of the 2-input extended addition, refer to the Extended_adder_2_input.vhd design file provided in <Design files'Extended_adder_2_input>.

Synthesis and Place-and-Route Results

Figure 26 shows the 2-input extended addition resource utilization when using mathblock and fabric logic.

Resource Utilization with Fabric Adder Logic




Figure 26 • Resource Utilization for 2-input Extended Addition with Fabric Resources



Place-and-Route Results with Fabric Adder Logic

The frequency of operation achieved with this implementation after place-and-route is shown in Figure 27.

Summary

Clock	Period	Frequency	Required Period	Required Frequency	External Setup	External Hold	Min Clock-To-Out	Max Clock-To-Out
Domain	(ns)	(MHz)	(ns)	(MHz)	(ns)	(ns)	(ns)	(ns)
clk	2.931	341.180	3.333	300.030	0.675	1.452	5.682	

Figure 27 • Place-and-Route Results for 2-input Extended Addition with Fabric Resources

Simulation Results

~

Figure 28 show the post synthesis simulation results. The simulation result shows that the 2-input addition outputs on the next clock cycle after the input is provided.



Figure 28 • Post Synthesis Simulation Results for 2-Input Extended Addition with Fabric Adder



Example 1: 3-input Signed Extended Addition

The following section explains the 3-input extended signed addition, if one or more operands are more than 44-bit wide. In this section, it shows the 3-input extended signed addition implementation logic with fabric resources.

Design Description

3-input Extended Addition

For performing 3-input extended addition, Z = T + U + V, with two operands width more than the mathblock input width 44, the following logic should be implemented in fabric as shown in Figure 29.

	_		-	- 1	-	-		-			
		Tm-2 Tn+					•••	T0			
		Um-2 Un+					•••	Uo Vo			
	+ Vn-1	Vn-1 Vn-1	Vn-1	Vn-1	Vn-1	Vn-2		Vo			
	Zm-1	Zm-2 Zn+2	Zn+1	Zn	Zn-1	Zn-2		Zo			
Figure 29 • 3-input Extend	ed Signed	d Addition									
Where, T and 3-input extend and the upper	led signed	l addition is di	vided ir								
Z = {Sumu	pper, Sum	llower}									EQ 8
The lower part	t of the sur	m Z = T + U +	V, is ca	lculated	l by pr	rovidin	g the	e {'0', T	[(n-2): 0]}	,	
{'0', U [(n-2}: 0]}, V [(n-1)	: 0] inputs to N	/lathblo	ck, whe	re n =	44 is 1	math	block	output wid	dth.	
Sumlower	= {'0', T[(n	-2): 0]} + {'0', l	J[(n-2):	0]} + √[[(n-1):	0]					
						-					EQ 9
The upper par	t of sum Z	= T + U + V is	s calcula	ated as	show	n belov	w				
Sumupper	= T[m: n-	1] + U[m: n-1]	V[m:	1							
											EQ 10
(where T[n	n: n], U[m:	n], V[m: n] are	e the M	SB bits)							
		S, X, P [n-1]]		,							
	S = P[n-1]										
		MSB bit of the	e Sumlo	ower							
	-	the Sumlower			block).					
		s should be a					V[m	: n].			
Hardware In		-	•				-	-			
Figure 30 on p 3-input extend Normal mode.	age 23 sh led signed	lows the opera I addition. For	3-input	additio	on, ma	athbloc	k is	config	ured as m	nultiplier a	
For 52-bit, 3-ir	nput exten	ded signed ad	dition,								
Sumlow	er = P [43	:0] = {'0', C [42	2:0]} + {	0', D [42	2:0]} +	⊦ A[17:	:0]×E	8[17:0]			
Sumupp	er = {C[51	:44] + {S, S, S	, CARR	YOUT}	}						
Result [51:	0] = {Sum	upper, Sumlov	ver}								
Result [51:	0] = {C[51	:43] + D[51:43	8] + {S, 3	S, S, S,	S, S,	S, CA	RRY	OUT, I	P[43]}}, P[[42:0]	
Where	S = P[43]	AND CARRY	OUT								






Figure 30 • Fabric Logic for 3-input Extended Addition

Design Files


For further information on how to implement the 3-input extended addition, refer to the Extended_adder_3_input.vhd design file provided in <Design files'Extended_adder_3_input>.

Synthesis and Place-and-Route Results

Figure 31 shows the 3-input extended addition resource utilization when using fabric logic.








Place-and-Route Results with Fabric Adder Logic Implemented with MACC Block

Figure 31 • Resource Utilization for 3-input Extended Addition with Fabric Resources

Simulation Results

Figure 32 shows the post synthesis simulation results. The simulation result shows that the 3-input addition outputs on the three clock cycles after the input is provided.





Tools Required

The example designs for 9x9 Multiplier mode, wide-multiplier, and extended addition are developed, synthesized, and simulated using the following software tools on the IGLOO2 M2GL050/SmartFusion2 M2S050 device:

Software Tools

- Libero SoC 11.1.14
- Modelsim 10.1c
- Synplify Pro ME H2013.03M-1

IP Cores

• Arithmetic IP cores v 1.0.100

Conclusion

This application notes explains IGLOO2/SmartFusion2 mathblock features such as 9x9 Multiplier mode, wide-multiplier, and extended addition. This document also provides implementation techniques and guidelines along with the design examples for the 9x9 Multiplication, wide-multiplier, and extended addition for optimum performance.

Appendix A - Design Files

Download the design files (VHDL) from the Microsemi SoC Products Group website: www.microsemi.com/soc/download/rsc/?f=DSPAN_GL2_DF. www.microsemi.com/soc/download/rsc/?f=DSPAN_SF2_DF.

Refer to the Readme.txt file included in the design file for the directory structure and description.



Microsemi Corporate Headquarters One Enterprise, Aliso Viejo CA 92656 USA Within the USA: +1 (949) 380-6100 Sales: +1 (949) 380-6136 Fax: +1 (949) 215-4996 Microsemi Corporation (NASDAQ: MSCC) offers a comprehensive portfolio of semiconductor solutions for: aerospace, defense and security; enterprise and communications; and industrial and alternative energy markets. Products include high-performance, high-reliability analog and RF devices, mixed signal and RF integrated circuits, customizable SoCs, FPGAs, and complete subsystems. Microsemi is headquartered in Aliso Viejo, Calif. Learn more at **www.microsemi.com**.

© 2013 Microsemi Corporation. All rights reserved. Microsemi and the Microsemi logo are trademarks of Microsemi Corporation. All other trademarks and service marks are the property of their respective owners.